FIRMWARE IMPLEMENTATION OF DIGITAL PHASE-LOCKED LOOP

Abstract

This article is devoted to the creation of a firmware implementation of the digital phaselocked loop (DPLL). DPLLs are more perspective than analog PLLs in terms of reliability and technical characteristics. Moreover, DPLLs potentially have better noise immunity than analog ones. Advantage of the firmware implementation of the DPLL is its flexibility in configuration. So, the creation of such implementation gives a possibility to speed up further investigation of DPLL noise immunity. The article describes the block diagram of the DPLL and explains its principle of operation. Furthermore, this article presents mathematical models of all building blocks of the DPLL, including their transfer functions and difference equations. In addition, there are deducted the formulas for digital filter coefficients on the basis of a location of poles and zeros of the DPLL transfer function. The block diagram of hardware part of the DPLL implementation is also presented. It is built on STM microcontroller and a PC (personal computer), which is connected to it in order to collect data during an operation of the DPLL. The algorithm of software part of the DPLL implementation is depicted in this paper as well. In order to prove an ability of work of created firmware implementation the frequency acquisition process of harmonic oscillation is investigated. The paper shows diagrams of DPLL key signals. Experimental results were collected and compared with investigation results of existing simulation model of this DPLL. Their comparison demonstrates full accordance of experimental (firmware) and simulation models of the DPLL.

Authors and Affiliations

Andriy Bondariev, Serhiy Altunin

Keywords

Related Articles

THE ANALYSIS AND MODELING OF QUEUES FORMING AND PROCESSING IN THE NETWORK DEVICES

The investigation has covered buffer resource and queue management as main and the most important network traffic parameter and access control and overload mechanism. Network devices interaction model can performed by th...

STUDY OF ERRORS OF COMBINED STEREO RASTERS

Stereo television scanning optical microscope (STSOM) – is a microscope, its operating principle is based on using as the light source cathode ray tubes (CRT). Using STSOM which provide three-dimensional perception of th...

INVESTIGATION OF THE SOLUTION’S PROPERTIES TO PROBLEM OF ELECTROMAGNETIC SCATTERING ON A SET OF SMALL INCLUSIONS

The problem of scattering of the electromagnetic (EM) waves by many small impedance bodies (particles), embedded in a homogeneous medium is studied. Physical properties of the particles are described by their boundary im...

EFFICIENCY IMPROVING OF THE TIME-FREQUENCY RESOURCES UTILIZATION FOR GSM NETWORKS

This article introduces the methods and techniques for improving of the spectral resources utilization effectiveness for GSM mobile network. We suggest the combined use of orthogonal multiplexing and dynamic frequency an...

MODELS AND ALGORITHMS OF DATA FLOWS SWITCHING EFFICIENCY IMPROVING IN ALL-OPTICAL TELECOMMUNICATIONS SYSTEMS

Modern optical networks still in development to AON (All-Optical Networks). The main goal of all related works is providing the state-of-the-art optical switching techniques, designing of new solutions and applications....

Download PDF file
  • EP ID EP457182
  • DOI -
  • Views 135
  • Downloads 0

How To Cite

Andriy Bondariev, Serhiy Altunin (2016). FIRMWARE IMPLEMENTATION OF DIGITAL PHASE-LOCKED LOOP. Вісник Національного університету "Львівська політехніка", серія "Радіоелектроніка та телекомунікації", 849(2016), 83-90. https://europub.co.uk./articles/-A-457182