32 Bit Parallel Multiplier Using VHDL

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 9, Issue 3

Abstract

In this paper, design of 32-bit parallel multiplier is presented, by introducing Carry Save Adder (CSA) in partial product lines. The multiplier given in this paper is modeled using VHDL (Very High Speed Integration Hardware Description Language) for 32-bit unsigned data. Here comparison is done between Carry Save Adder (CSA) and Carry Look Ahead Adder (CLA). The comparison is done on the basis of two performance parameters i.e. Speed and Power consumption. To design an efficient integrated circuit in terms of power and speed, has become a challenging task VLSI design field.

Authors and Affiliations

Vrushali Gaikwad , Rajeshree Brahmankar , Amiruna Warambhe , Yugandhara Kute , Nishant Pandey

Keywords

Related Articles

An Energy Efficiency Routing Protocol for Improving Lifetime of Wide Area Wireless Sensor Networks: A Review

The key challenge in wireless sensor network protocol designs is to provide energy efficient communication, as most of the nodes in sensor networks have limited battery power and it is not feasible to recharge or replace...

 Heat Recovery through Boiler Blow down Tank

 Steam generators are widely used in industries for several purposes like power production, processing, heating etc. In industry steam generators are the major fuel consumers. In a normal steam generator about 4% of...

 Ceramic Waste : Effective Replacement Of Cement For Establishing Sustainable Concrete

 Ceramic waste is one of the most active research areas that encompass a number of disciplines including civil engineering and construction materials. Ceramic waste powder is settled by sedimentation and then dumped...

 Manufacturing System: Flexibility Perspective

 Manufacturing, Planning and Control systems are one of the key that determine development of modern production systems. The article presents the importance of flexibility factor in the process of manufacturing, pla...

 Design and Development of a Hand-glove Controlled Wheel Chair Based on MEMS

 This paper presents the Design And evelopment of a Hand-glove controlled wheel chair based on MEMS. This paper purpose of life in the lives of disabled people based on MEMS, The aim at incorporating the modern...

Download PDF file
  • EP ID EP105019
  • DOI -
  • Views 116
  • Downloads 0

How To Cite

Vrushali Gaikwad, Rajeshree Brahmankar, Amiruna Warambhe, Yugandhara Kute, Nishant Pandey (2014). 32 Bit Parallel Multiplier Using VHDL. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 9(3), 129-132. https://europub.co.uk./articles/-A-105019