A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes

Abstract

This work presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flipflops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gatedclock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-drivertree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power.

Authors and Affiliations

B. R. B Jaswanth| St.Theresa Institute of Engineering and Technology Gudiwada, India, R. V. S Rayudu| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, K. Mani babu| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, R. Himaja| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, L. Veda kumar| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India

Keywords

Related Articles

EMD Techniques of Image Steganography

Exploiting Modification Direction (EMD) is a technique to hide secret data into digital images. This paper reviews different EMD techniques to hide the confidential data. The main idea of EMD is to embed secret data i...

Data Aggregation Approach Using Neural Network in Wireless Sensor Networks

A wireless sensor network is one of the busiest networks because of multicast and broadcast network .In case of separate communication it gives high energy loss because there is requirement of some mechanism that can...

Low Power Nine-bit Sigma-Delta ADC Design Using TSMC 0.18micron Technology

In Sigma-Delta analog to digital conversion method, the input signal is represented by a sinusoidal signal of magnitude 1V at a signal band of 1MHz.The modulator is operated with ±1.8V supply voltage and a fixed over...

Distributed Cut Detection in Wireless Sensor Networks

A wireless sensor network consists of spatially distributed autonomous sensors to physical or environmental conditions, such as temperature, sound, pressure, etc. and to cooperatively pass their data through the netwo...

Human Activity Detection and Recognition Algorithm from Video Surveillances.

This paper presents a novel approach for automatic recognition of human activities from video sequences. Visual study of human motion is currently one of the most active research topics in computer vision. This strong...

Download PDF file
  • EP ID EP8472
  • DOI -
  • Views 413
  • Downloads 28

How To Cite

B. R. B Jaswanth, R. V. S Rayudu, K. Mani babu, R. Himaja, L. Veda kumar (2013). A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes. The International Journal of Technological Exploration and Learning, 2(2), 99-103. https://europub.co.uk./articles/-A-8472