A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements

Journal Title: Journal of Information Systems and Telecommunication - Year 2014, Vol 2, Issue 3

Abstract

In this paper, a 16-phases 20MHz to 110MHz low jitter delay locked loop, DLL, is proposed in a 0.35µm CMOS process. A sensitive open loop phase detector, PD, is introduced based on a novel idea to simply detect small phase differences between reference clock and generated delayed signals. High sensitivity, besides the simplicity reduces the dead zone of PD and gives a better jitter on output generated clock signals, consequently. A new strategy of common mode setting is utilized on differential delay elements which no longer introduce extra parasitics on output nodes and brings the duty cycle of generated clock signals near to 50 percent. Also, small amplitude differential clock is carefully transferred inside the circuit to considerably suppress the noise effect of supply voltage. Post-Layout simulation results confirm the RMS jitter of less than 6.7ps at 20MHz and 2ps at 100MHz input clock frequency when the 3.3Volts supply voltage is subject to 75mVolts peak-to-peak noise disturbances. Total power consumption reaches from 7.5mW to 16.5mW when the operating frequency increases from 20MHz to 100MHz. The proposed low-jitter DLL can be implemented in small active area, around 380µm×210µm including the clock generation circuit, which is proper to be repeatedly used inside the chip.

Authors and Affiliations

Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei

Keywords

Related Articles

A Learning Automata Approach to Cooperative Particle Swarm Optimizer

This paper presents a modification of Particle Swarm Optimization (PSO) technique based on cooperative behavior of swarms and learning ability of an automaton. The approach is called Cooperative Particle Swarm Optimizati...

A New Approach to the Quantitative Measurement of Software Reliability

Nowadays software systems have very important role in a lot of sensitive and critical applications. Sometimes a small error in software could cause financial or even health loss in critical applications. So reliability a...

Simultaneous Methods of Image Registration and Super-Resolution Using Analytical Combinational Jacobian Matrix

In this paper we propose two new simultaneous image registration (IR) and super-resolution (SR) methods using a novel approach to calculate the Jacobian matrix. SR is the process of fusing several low resolution (LR) ima...

Target Tracking in MIMO Radar Systems Using Velocity Vector

The superiority of multiple-input multiple-output (MIMO) radars over conventional radars has been recently shown in many aspects. These radars consist of many transmitters and receivers located far from each other. In th...

An Intelligent Algorithm for the Process Section of Radar Surveillance Systems

In this paper, an intelligent algorithm for clustering, intra-pulse modulation detection and separation and identification of overlapping radar pulse train is presented. In most cases, based only on primary features of i...

Download PDF file
  • EP ID EP185899
  • DOI 10.7508/jist.2014.03.005
  • Views 128
  • Downloads 0

How To Cite

Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei (2014). A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements. Journal of Information Systems and Telecommunication, 2(3), 166-172. https://europub.co.uk./articles/-A-185899