An efficient approach to minimize power and area in carry select adder using binary to excess one converter

Abstract

Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 8, 16, 32, and 64-b square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. This work evaluates the performance of the proposed designs in terms of delay, area, power, and their products by hand with logical effort and through custom design and layout in 0.18- nm CMOS process technology. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA. A simple approach is proposed in this paper to reduce the area and power of SQRT CSLA architecture. The compared results show that the modified SQRT CSLA has a slightly larger delay (only 3.76%), but the area and power of the 64-b modified SQRT CSLA are significantly reduced by 17.4% and 15.4% respectively. The power-delay product and also the area-delay product of the proposed design show a decrease for 16, 32, and 64-b sizes which indicates the success of the method and not a mere trade-off of delay for power and area.

Authors and Affiliations

T. CHELLADURA, V. MANIKANDAN, K. RAMAMOORTHY

Keywords

Related Articles

Modified Setting Numerical Distance Protection Of Power Transmission Line In Presence of TCSC Using IEC 62850 Communication Protocol

This paper presents a study of the performance of numerical distance relay for a 400 kV electrical transmission line compensated by series Flexible AC Transmission System (FACTS) i.e. Thyristor Controlled Series Capacito...

Resource Management in Hybrid Wireless Networks Using Intelligent Mobile Agents

Wireless networks are no more used only for data transfer and Internet access, but now also support voice and multimedia services. The tremendous demands from the users are pushing the development of mobile communication...

Study on The Performance of Coding-Assisted SWARM Communications

Swarm communications represent some of the main solutions proposed for large content distribution in the current and future data communication networks. One of the possible solutions to improve the performance of swarm c...

Blocking In Design Of Experiments

Real life electronic systems must perform within tight limits even if affected by uncertainties such as temperature and supply variations. Design of Experiments (DoE) plays an important role in improving the quality of...

On Replication In Design Of Experiments

Modern electronic technology brings systems of higher complexity leading to the need of new analysis techniques. Using Design of Experiment (DoE) and one of its main principles, i.e. replication, we applied controlled v...

Download PDF file
  • EP ID EP98677
  • DOI -
  • Views 115
  • Downloads 0

How To Cite

T. CHELLADURA, V. MANIKANDAN, K. RAMAMOORTHY (2013). An efficient approach to minimize power and area in carry select adder using binary to excess one converter. Acta Technica Napocensis- Electronica-Telecomunicatii (Electronics and Telecommunications), 54(2), 28-35. https://europub.co.uk./articles/-A-98677