An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm Technology

Abstract

In this paper an analog to digital converter architecture is introduced. The proposed design is based on Up-Down counter approach SAR type ADC. This design offers less design complexity which leads to low power consumption. Based on the proposed idea, a 4-bit ADC is simulated in Microwind 3.5 environment using 45nm CMOS technology with supply voltage of 1 V. The ADC is designed with control signal like Start of conversion (SOC) and End of conversion (EOC). The ADC design consumes 3.2mW of power. The proposed ADC design is optimized to area of 829.6ยตm2.

Authors and Affiliations

Miss. Rohini Mane, Prof. Swati Shetkar

Keywords

Related Articles

Numerical Simulation of a Centrifugal Compressor

In this paper, the tip clearance effects on flow field of a low speed centrifugal compressor without and with partial shroud (PS) fitted on to the rotor blade tip at three values of tip clearance, viz. ๏ด๏€ = 2.2%, 5.1% and...

Customer Clustering Based on Customer Purchasing Sequence Data

Customer clustering has become a priority for enterprises because of the importance of customer relationship management. Customer clustering can improve understanding of the composition and charact eristics of customers,...

Integral Points on The Hyperbola ๐Ÿ‘๐’™ ๐Ÿ โˆ’ ๐Ÿ’๐’š ๐Ÿ = ๐Ÿ‘

This paper concerns with the problem of obtaining non-zero distinct integral points on the hyperbola.Two different sets of solutions satisfying the hyperbola under consideration are presented. Knowing a solution, a gener...

Advances in Energy Detector and a Matched Filter based Spectrum Sensing: A Survey

The electromagnetic spectrum, licensed to use by governments, is a limited natural resource.The concept of cognitive radio networks (CRNs) has evolved in past few decades and recently implemented in some areas of wireles...

Gaussian Mixture Model Classification of Frogs

This Work Deals With Automatic Call-Independent Frog Species Identification. An Algorithm Is Designed To Process Field Recordings And Perform Automatic Identification Of 10 Species Of Anurans Inhabiting The Yasunรญ Nation...

Download PDF file
  • EP ID EP391051
  • DOI 10.9790/9622-0704063640.
  • Views 130
  • Downloads 0

How To Cite

Miss. Rohini Mane, Prof. Swati Shetkar (2017). An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm Technology. International Journal of engineering Research and Applications, 7(4), 36-40. https://europub.co.uk./articles/-A-391051