Application of CNTFET as Logic Gates and its implementation using HSPICE

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 6

Abstract

The steady reduction in the dimension of transistors, according to Moore's law has been the main force behind the regular leaps in the level of performance of the silicon ICs. Due to the effects like the short channel effects, tunnelling effect, additional heat dissipation, interconnect problems etc problems arise. So it is not possible to reduce the size further.Hence now it is necessary to adopt new material or technology. Carbon Nano Tube Field Effect Transistors (CNTFETs) are being widely studied as possible successors to silicon MOSFETs. This paper focuses on simulation of CNTFET based digital circuits using HSPICE and parameters like delay, power and PDP are calculated

Authors and Affiliations

Sameer Prabhu

Keywords

Related Articles

 Automatic Detection of Unsafe Dynamic Component Loadings in Multi-Terminals by Using IP Address

 Abstract: The mechanism widely used for an improved system of modularity and flexibility is Dynamic loading of software components. Dynamic loading can be hijacked by placing an arbitrary file with the specified na...

 STATIC AND DYNAMIC ANALYSIS ON TATRA CHASSIS

 This paper deals with the analysis of chassis frame for improving its payload by adding stiffner and c channel at maximum stress region of chassis frame. The FEM analysis has been carried out with various alter...

Designing of Rectangular Microstrip Patch Antenna for C-Band Application

Microstrip patch antenna becoming very popular day by day because of its ease of analysis, fabrication, low cast, light weight easy to feed and their attractive radiation characteristics. In this paper we proposed the de...

Identification of Potential Heritage Zones in Mysore City

The conservation of Heritage Buildings and Areas are important components of heritage regulations. In order to develop heritage regulations, identification of heritage zones are vital for developing zone-specif...

 On The Number of Zeros of a Polynomial inside the Unit Disk

 Abstract: In this paper we find an upper bound for the number of zeros of a polynomial inside the unit disk, when the coefficients of the polynomial or their real and imaginary parts are restricted to certain condi...

Download PDF file
  • EP ID EP110040
  • DOI -
  • Views 101
  • Downloads 0

How To Cite

Sameer Prabhu (2013). Application of CNTFET as Logic Gates and its implementation using HSPICE. International Journal of Modern Engineering Research (IJMER), 3(6), 3646-3648. https://europub.co.uk./articles/-A-110040