Area Efficient and A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2012, Vol 2, Issue 6
Abstract
Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. This multiplication of partial products by considering two series inputs among which one is starting from LSB the other from MSB. Using this feed sequence and accumulation technique it takes only n cycle to complete the partial products. It achieves high bit sampling rate by replacing conventional full adder and highest 5:3 counters. Here asynchronous 1’s counter is presented. This counter takes critical path is limited to only an AND gate and D flip-flops. Accumulation is integral part of serial multiplier design. 1’s counter is used to count the number of ones at the end of the nth iteration in each counter produces. The implemented multipliers consist of a serial-serial data accumulator module and carry save adder that occupies less silicon area than the full carry save adder. In this paper we implemented model address for the 8bit 2’s complement implementing the Baugh-wooley algorithm and unsigned multiplication implementing the architecture for 8×8 Serial-Serial unsigned multiplication.
Authors and Affiliations
Balakrishna Konda| M.Tech Embedded Systems Sri Vasavi Engineering College Tadepalligudem, West Godavari District. Andhra Pradesh, India, Subbarao Madasu| Assistant Professor, Department of ECE Sri Vasavi Engineering College Tadepalligudem, West Godavari District Andhra Pradesh, India
Keywords
Related Articles
- EP ID EP8328
- DOI -
- Views 376
- Downloads 22
Design a Circular Microstrip Patch Antenna for Dual Band
This paper presents a circular patch microstrip antenna operate in dual band (1.66 GHz and 2.777GHz). The proposed Circular patch antenna will be in light weight, flexible, slim and compact unit compare with current ante...
Image Enhancement for Visual Impairments
Image Enhancement techniques which improve the quality (clarity) of images for human viewing, removing blurring and noise, increasing contrast, and revealing. This enhancer accommodates most of the image enhancement t...
The Next Page Access Prediction Using Makov Model
Predicting the next page to be accessed by the Web users has attracted a large amount of research. In this paper, a new web usage mining approach is proposed to predict next page access. It is proposed to identify simil...
A 0.18?m and 2GHz CMOS Differential Low Noise Amplifier
We have proposed a 2 GHz CMOS Differential Low Noise Amplifier (LNA) for wireless receiver system. The LNA is fabricated with the 0.18 ?m standard CMOS process. Cadence design tool Spectre_RF is used to design and simula...
Comparative BER Analysis Of Mitigation Of ICI Through SC,ML and EKF Methods In OFDM Systems
OFDM is a multicarrier modulation technique in which a high rate bitstream is split into N parallel bit-streams of lower rate and each of these are modulated using one of N orthogonal sub-carriers. Orthogonal Frequency D...