Area Efficient Carry Select Adder (AE-CSLA) using Cadence Tools

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 10, Issue 10

Abstract

To perform fast addition operation, CSLA is one of the fastest adders used in many data-processing processors. Analyzing the structure of Regular CSLA (R-CSLA) and Modified CSLA (M-CSLA), there is a scope to reduce the area further. This work uses a simple gate level modification and a modified XOR gate is proposed to be used in the circuit. Based on this modification, 16-bit Area Efficient CSLA (AE-CSLA) is designed which provides 32% reduction in area when compared with R-CSLA and 12.5% reduction in area when compared with M-CSLA. This work is implemented in CADENCE VIRTUOSO using 180nm CMOS process technology.

Authors and Affiliations

Gagandeep Singh , Chakshu Goel

Keywords

Related Articles

 DFT-based channel estimation for OFDM system and comparison with LS and MMSE over Rayleigh and Rician fading channel

 Orthogonal Frequency Division multiplexing is a high data rate transmission scheme for wireless communication systems. The received signal is not only coming directly from the transmitter, but the combination of mu...

Multipair Public Key Cryptosystem

Cryptography mainly deals with security provided to the data access the network. Asymmetric key cryptography, also called as Public Key cryptography, uses two different keys (which forms a key pair),one key is used for e...

Crash Test Simulation and Analysis of a Passenger Bus Frame

Transport buses form an integral part of public transport vehicle fleet in India. A large number of people use public transport buses for their daily conveyance. These buses can be private or government but their safety...

 Comparison Of Compressive Strength Of Medium Strength Self Compacted Concrete By Different Curing Techniques

 In this paper variation in compressive strength of medium strength, self-compacted concrete with 3 different curing techniques is discussed. Initially several trials were carried out for mix design of medium streng...

 Review On Different Types Of Router Architecture And Flow Control

NoC (Network on chip) is a new technology for designing of communication structure in SoC design. Where large number of IP blocks communicates with each other. Router is the backbone of NoC design which handles the com...

Download PDF file
  • EP ID EP147313
  • DOI -
  • Views 116
  • Downloads 0

How To Cite

Gagandeep Singh, Chakshu Goel (2014). Area Efficient Carry Select Adder (AE-CSLA) using Cadence Tools. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 10(10), 492-495. https://europub.co.uk./articles/-A-147313