[b][i]Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique[/i][/b]

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 11

Abstract

In this paper we have implemented Radix 8 High Speed Low Power Binary Multiplier using Modified Gate Diffusion Input(M.G.D.I) technique. Here we have used “Urdhva-tiryakbhyam”(Vertically and crosswise ) Algorithm because as compared to other multiplication algorithms it showsless computation and less complexity since it reduces the total number of partial products to half of it. This multiplier at gate level can be design using any technique such as CMOS, PTL and TG but design with new MGDI technique gives far better result in terms of area, switching delay and power dissipation. The radix 8 High Speed Low Power Pipelined Multiplier is designed with MGDI technique in DSCH 3.5 and layout generated in Microwind tool. The Simulation is done using 0.12μm technology at 1.2 v supply voltage and results are compared with conventional CMOS technique. Simulation result shows great improvement in terms of area, switching delay and power dissipation.

Authors and Affiliations

Nitin Singh , M. Zahid Alam

Keywords

Related Articles

 Optimized Projected Strategy for Enhancement of WSN Using Genetic Algorithms

 This paper put forward a new strategy for selecting the most favorable cluster head in Stable Election Protocol (SEP). The planned approach selects a node as cluster head if it has the maximum energy among all the...

 The Reliability in Decoding of Turbo Codes for Wireless Communications

 Turbo codes are one of the most powerful types of error control codes and high performance forward error correction codes currently available. They will be used later in the thesis as powerful building blocks in ou...

 Improvement Of Airborne Antennas’ Noise Immunity With The Usage Of Periodic Structures

 Abstract: This article presents a review of different methods of reducing coupling in radio systems. Specifically, we consider the problem of coupling between aperture antennas located on a common impedance surfac...

An Automated Method for Segmentation of the Hand In Sign Language

 This paper presents an automated method for hand segmentation in images that make use of signs language. For this, used an images bank that was captured by a webcam to which were applied spatial domain methods fo...

 A Total Ergonomics Model for integration of health, safety and work to improve productivity of thermal Power Plants

 This paper presents a outline for development of integrated health, safety and work in complex critical systems of thermal power plant. In this paper operation and maintenance department of a thermal power plant wa...

Download PDF file
  • EP ID EP152866
  • DOI -
  • Views 105
  • Downloads 0

How To Cite

Nitin Singh, M. Zahid Alam (2014). [b][i]Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique[/i][/b]. International Journal of Modern Engineering Research (IJMER), 4(11), 7-14. https://europub.co.uk./articles/-A-152866