CMOS VLSI ARCHITECTURE OF LOW POWER LEVEL SHIFTER

Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 0

Abstract

Dual-supply voltage design using a clustered voltage scaling (CVS) scheme is an effective approach to reduce chip power. The optimal CVS design relies on a level converter implemented in a flip-flop to minimize energy, delay, and area penalties due to level conversion. A novel level-up shifter with dual supply voltage is proposed. The proposed design significantly reduces the short circuit current in conventional cross-coupled topology, improving the transient power consumption. Compared with the bootstrapping technique, the proposed circuit consumes significantly less area, making it more practical for ICs with a large number of supply voltages. TINA tool has been used to show the existing and proposed results.

Authors and Affiliations

A. Vidhyalakshmi, S. Sobana

Keywords

Related Articles

Characterization of Leachate from Municipal Solid Waste (MSW) Landfilling Sites of Kuberpur, Agra

The present paper describes the characteristics of leachate generated from municipal solid waste landfilling sites of Kuberpur, Agra. The main objective of this study was to collected and analysed for various physic-chem...

Smart Home Automation with Home Security using IoT

This project presents a design and prototype implementation of new home automation system that uses Wi-Fi technology as a network infrastructure connecting its parts. The proposed system consists of two main components;...

Data Mining and Expert System Based on Efficient IDS

With popularization of internet, internet attack cases are also increasing, thus information safety has become a significant issue all over the world, hence Nowadays, it is an urgent need to detect, identify and hold up...

Analysis of Water Resources use for Agricultural Purpose in Gujarat

The pressure on farm sector has been increasing due to multiple reasons: lower yield, fragmentation of land holdings, poor irrigation, depletion of ground water, inadequate extension services/ supply of inputs, poor post...

Multiobjective Particle Swarm Optimization for Environmental/Economic Power Dispatch problem

By the use of fossil based fuels in power generation units requires the consideration of the environmental pollution. A multiobjective particle swarm optimization technique for the solution of environmental economic powe...

Download PDF file
  • EP ID EP303095
  • DOI -
  • Views 86
  • Downloads 0

How To Cite

A. Vidhyalakshmi, S. Sobana (2016). CMOS VLSI ARCHITECTURE OF LOW POWER LEVEL SHIFTER. GRD Journal for Engineering, 1(0), 458-462. https://europub.co.uk./articles/-A-303095