COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM

Journal Title: Engineering Heritage Journal (GWK) - Year 2018, Vol 2, Issue 2

Abstract

The integrated approaches for instruction scheduling and register allocation have been promising area of research for code generation and compiler optimization. In this paper we have proposed an integrated algorithm for instruction scheduling and register allocation and implemented it for compiler optimization in machine description in trimaran infrastructure for exploitation of Instruction level parallelism. Our implementation in trimaran infrastructure shows that our scheduler reduces the number of active live ranges dealt with linear scan allocator. As a result only few spills were needed and the quality of the code generated was improved. For our experiments we used 20 benchmarks available with trimaran infrastructure for HPL-PD architecture. We compare some of these results with results obtained by Haijing Tang et al (2013) performed by LLVM compiler on MIPS architecture. For our experimental work we added machine description (MDES) targeted to HL-PD architecture. The implemented algorithm is based on subgraph isomorphism. The input program is represented in the form of directed acyclic graph (DAG). The vertices of the DAG represent the instructions, input and output operands of the program, while the edges represent dependencies among the instructions.

Authors and Affiliations

Rajendra Kumar

Keywords

Related Articles

RE-ENGINEERING IN CONFINEMENT METHOD

Food delivery system is very popular nowadays. This system is very useful specifically for women that go through their confinement alone. Food for women in confinement is very important to their health. Not only for the...

RE-CYCLE OF E-WASTE IN CONCRETE BY PARTIAL REPLACEMENT OF COARSE AGGREGATE

A solution for reducing the amount of generated electronic waste in India has become one of a major issue. Globally this problem has taken major part of total solid waste amount. Rectifying this waste is still questionab...

ANALYSIS OF PASSENGERS’ ACCESS AND EGRESS CHARACTERISTICS TO THE TRAIN STATION

Nowadays, the expansions of train networks in Malaysia are dynamically developed. In the future, the railway networks are predicted to give the important role in the development of a sustainable transportation system in...

A STUDY ON USE OF RICE HUSK ASH IN CONCRETE

The rice husk is an agricultural waste which is obtained from milling process of paddy and approximately 22% of the weight of paddy is rice husk. The waste is used as fuel in producing stream in parboiling process. The 2...

Comparison Method of Odour Impact Evaluation Using CALPUFF Dispersion Modeling and on-site Odour Monitoring

Until now, the suitable types of odour assessment technology in Malaysia still cannot be found and at the same time, there is no odour regulation concerning the specific odour parameter stated in the Environmental Qualit...

Download PDF file
  • EP ID EP401896
  • DOI 10.26480/gwk.01.2018.04.08
  • Views 70
  • Downloads 0

How To Cite

Rajendra Kumar (2018). COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM. Engineering Heritage Journal (GWK), 2(2), 4-8. https://europub.co.uk./articles/-A-401896