Design and Analysis of Different Circuits using DCVSL & Static CMOS Technique

Journal Title: GRD Journal for Engineering - Year 2018, Vol 3, Issue 7

Abstract

The basic requirement of any Integrated Circuit is high speed and low power processing of the data signals to perform the desired execution. The minimization of feature size plays an important role in increasing the performance of integrated circuits. However, the minimization of ICs has affect on leakage current when compared to the total current requirement of the circuit. So in this work presents the design of single bit magnitude comparator & 3 input EXOR gate using conventional CMOS logic style as well as DCVSL style. Then, the comparison has been carried out for both the designs with some parameters. These parameters are power dissipation, delay and how much transistors have been used in the respective designs, and then concluded that which design yields best results accordingly. In CMOS circuits, as the technology scales down to nano scale, the sub-threshold leakage current increases with the decrease in the threshold voltage. So we need a technique to tackle the power dissipation problem in CMOS circuits do the analysis keeping parameters such as power consumption, delay, voltage & transistor count. First, there is the analysis between power consumption & delay, keeping the voltage constant at 5V. We here can see that circuit of the DCSVL structures produces better results in terms of power consumption by lowering its value. The circuit designed using DCVS Logic style is an attempt to further reduce the power dissipation with minimum delay.

Authors and Affiliations

Aradhana Pathak, Mr. Narendra Chaurasiya

Keywords

Related Articles

Reclamation of Saline and Sodic Soil: The State of Review

Soil is an essential resource which plays an important role in environment, economic and social functions. Soils possessing high quality not only fulfil food and fiber demands but also support to establish natural ecosys...

Traffic Flow Study at Majura-Gate Intersection of Surat City

Traffic on the existing road is increase due to rapid modernization and industrialization due to extremely growth of vehicles all over the world. Some problems like congestion, delay and pollution remain a big challenge...

Evaluating the Geological Structure of Landslides through Hydrogeological Modeling of Subsurface Sections, Using an Integrated Geophysical Approach

The combination of different geophysical techniques is necessary for the learning of different seismic hazard complications, like subsurface cavities, sinkholes, internal erosion and even seismotectonic zoning. A multidi...

Speed and Position Control of a DC Motor using ATmega328

The mechatronic systems represent one of the most challenging control applications due to their interdisciplinary nature. Numerous control algorithms have been proposed to deal with nonlinear dynamics of the mechatronic...

Gesture to Text Conversion with Obstacle Detection

Communication is fundamental human right. Sign language is the normal way of communication for deaf and dumb people among themselves and with normal people. Still there exists a large communication gap between normal peo...

Download PDF file
  • EP ID EP375104
  • DOI -
  • Views 104
  • Downloads 0

How To Cite

Aradhana Pathak, Mr. Narendra Chaurasiya (2018). Design and Analysis of Different Circuits using DCVSL & Static CMOS Technique. GRD Journal for Engineering, 3(7), 13-19. https://europub.co.uk./articles/-A-375104