Design and implementation of low power 16 bit ALU with clock gating
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2013, Vol 2, Issue 6
Abstract
The ALU is one of the most frequently accessed modules in a CPU and is utilized during most instruction executions. Hence the power consumption of the ALU is a major concern.In this paper a low power 16 bit ALU is designed using VHDL. Lower power consumption is achieved by using clock gating technique and the results are compared with conventional ALU design. A carry skip adder with variable block length is used for the arithmetic unit to achieve better performance. The design is then implemented inXilinx Spartan 3E FPGA . The ALU achieves a maximum frequency of 65.19 MHzwith a dynamic power dissipation of 1.98mW when operated at 15 MHz.
Authors and Affiliations
AnkitMitra
Keywords
Related Articles
- EP ID EP87762
- DOI -
- Views 166
- Downloads 0
Thermal nondestructive testing and spice simulation with approach of electro-thermal modelling
Non-destructive testing (NDT) refers to all the test methods, which permit testing or inspection of object without impairing its future usefulness. The aim of NDT is the detection of damages or unwanted irregularities...
Improvement of the SARA strategies for MANET model
Wireless ad-hoc networks are autonomous systems composed of mobile hosts that are free to move around arbitrarily. Routing is difficult in MANET’s since mobility may cause radio links to break frequently. When any...
A Review of Soft Computing Advance in Genetics & Laser Biomedical Instrumentation
Soft computing refers to a collection of computational techniques in computer science, artificial intelligence, machine learning, medical instrumentation which attempt to study, model and analyze very complex p...
Balanced window size Allocation Mechanism for Congestion control of Transmission Control Protocol based on improved bandwidth Estimation.
TCP is the widely used protocol for its reliable data communication over the network. Though it is used for enabling communication over the large network, it has some incapability in handling continues data transmission...
Implementation on FPGA for Tuned Low Complexity Modified Curve Fitting Algorithm
An effort is made to minimize the arithmetic intricacy of signal by using the VHDL module on FPGA. A curve fitting algorithm is used for finding the fundamental frequency of a given signal. Modification of algorithm is r...