Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL

Abstract

Advanced Encryption Standard (AES), has received significant interest over the past decade due to its performance and security level. In most of the previous works subbytes and inverse subbytes are implemented in Separate Modules using lookup table method. In this paper we used combinational logic which helps for making inner round pipelining in an efficient manner. Furthermore, composite field arithmetic helped in obtaining lesser area. Using proposed architecture, a fully sub pipelined encryptor/ decryptor with 3 substage pipelining in each round can achieve a throughput of 25.89Gbps on Xilinx xc5vlx110t-1 device which is faster. This AES design was implemented using Verilog HDL and synthesized with Xilinx ISE using Spartran3 Xilinx Family , Simulation and Verification was done using Mentor-Graphics ModelSim-6.5e and achieved the maximum through put..

Authors and Affiliations

Dr. K. Padama Priya

Keywords

Related Articles

 Reversible Logic Based Arithmetic and Logic Unit

 Reversible logic has received great attention in the recent years due to its ability to reduce the power dissipation which is the main requirement in low power digital design. It has wide applications in advanced...

 Comparative Analysis of Various Condenser in Vapour Compression Refrigeration System

 The present work is to analyze performance of refrigeration system on three condensers viz. micro-channel, round tube and coil tube using R134a and R290 refrigerants. These three condensers are kept in parallel wi...

 A REVIEW PAPER ON PROFILE CLONE DETECTION IN SOCIAL NETWORKS

 An online social network is used day by day. Social networking is one of the trendiest Internet behaviors, with billions of users from around the humanity. The times use up on public networking sites like facebook,...

 Effect of Land Use on Traffic Generation

 Urban land use management in Enugu metropolis does not appear in line with any of the earlier known and tested patterns. In fact, it appears to have more of “development and in corporation pattern”. The resultant...

 PRIVATE REVIEW ANALYSIS IN SOCIAL NETWORK SITES

 Online social networking (OSN) has given an easy way to communicate over the world. In online review sites, communication takes place via exchanging of text, multimedia data from one party to the other party. Usua...

Download PDF file
  • EP ID EP138221
  • DOI -
  • Views 80
  • Downloads 0

How To Cite

Dr. K. Padama Priya (30). Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL. International Journal of Engineering Sciences & Research Technology, 2(5), 1177-1181. https://europub.co.uk./articles/-A-138221