Design of a High Speed Architecture of MQ-Coder for JPEG2000 on FPGA

Abstract

Digital imaging is omnipresent today. In many areas, digitized images replace their analog ancestors such as photographs or X-rays. The world of multimedia makes extensive use of image transfer and storage. The volume of these files is very high and the need to develop compression algorithms to reduce the size of these files has been felt. The JPEG committee has developed a new standard in image compression that now also has the status of Standard International: JPEG 2000. The main advantage of this new standard is its adaptability. Whatever the target application, whatever resources or available bandwidth, JPEG 2000 will adapt optimally. However, this flexibility has a price: the JPEG2000 perplexity is far superior to that of JPEG. This increased complexity can cause problems in applications with real-time constraints. In such cases, the use of a hardware implementation is necessary. In this context, the objective of this paper is the realization of a JPEG2000 encoder architecture satisfying real-time constraints. The proposed architecture will be implemented using programmable chips (FPGA) to ensure its effectiveness in real time. Optimization of renormalization module and byte-out module are described in this paper. Besides, the reduction in computational steps effectively minimizes the time delay and hence the high operating frequency. The design was implemented targeting a Xilinx Virtex 6 and an Altera Stratix FPGAs. Experimental results show that the proposed hardware architecture achieves real-time compression on video sequences on 35 fps at HDTV resolution.

Authors and Affiliations

Taoufik Salem Saidani, Hafedh Mahmoud Zayani

Keywords

Related Articles

Experimental Results on Agent-Based Indoor Localization using WiFi Signaling

This paper discusses experimental results on the possibility of accurately estimating the position of smart devices in known indoor environments using agent technology. Discussed localization approaches are based on WiFi...

Automatic Sign Language Recognition: Performance Comparison of Word based Approach with Spelling based Approach

Evolution of computer based interaction has been through a number of phases. From command line interface to menu driven environment to Graphics User Interface, the communication has evolved to a better user friendly envi...

Observation of Scintillation Events from GPS and NavIC (IRNSS) Measurements at Bangalore Region

Ionosphere scintillation is a random phenomenon of the ionosphere, causing abrupt fluctuations in the amplitude and phase of the signals traversing the medium, significantly impacting the performance of navigation system...

Intrusion Detection System based on the SDN Network, Bloom Filter and Machine Learning

The scale and frequency of sophisticated attacks through denial of distributed service (DDoS) are still growing. The urgency is required because with the new emerging paradigms of the Internet of Things (IoT) and Cloud C...

Software Architecture- Evolution and Evaluation

The growth of various software architectural frameworks and models provides a standard governing structure for different types of organizations. Selection of a suitable framework for a particular environment needs much m...

Download PDF file
  • EP ID EP259581
  • DOI 10.14569/IJACSA.2017.080621
  • Views 91
  • Downloads 0

How To Cite

Taoufik Salem Saidani, Hafedh Mahmoud Zayani (2017). Design of a High Speed Architecture of MQ-Coder for JPEG2000 on FPGA. International Journal of Advanced Computer Science & Applications, 8(6), 165-172. https://europub.co.uk./articles/-A-259581