Design Of Digital FIR Filter Using LUT Based Multiplier

Abstract

In FPGA design the implementation fir filters for DSP applications place an important role. The FPGA area is mainly decided by the number of LUT’s occupied. Hence for any design if the optimisation for the area is carried out for LUT’s, then delay will also reduce. To optimize filters using LUT’s for memory based multiplications, four basic techniques are used from which the combination of two techniques i.e., APC and OMS gave better optimization results. Further if Distributed Arithmetic (DA) technique is utilised for the filter design approach. Then an efficient area implementation can be achieved. In this paper L=2 to 8 bit width based filters are designed and synthesised using Xilinx ISE 10.1i. Nearly 40% area improvement is achieved for approximately same delay.

Authors and Affiliations

Mallela Umamaheswari| M.Tech (VLSI) Student, ECE Department Sri Krishna devaraya Engineering College Gooty, Ananthapur, J Ravi| Associative Professor, ECE Department Sri Krishna devaraya Engineering College Gooty, Ananthapur

Keywords

Related Articles

Design and Verification of Serial Peripheral Interface using OVM

The main objective of the work is to design SPI Master Core using Verilog and verify the code using Open Verification Methodology. Serial Peripheral Interface (SPI) is an interface that facilitates the transfer of synchr...

Reconstruction of Cloud Contaminated Remote Sensing Images Using Inpainting Strategy

This paper focuses a method for cloud detection and their reconstruction technique. Detecting these portions of an image and then filling in the missing data is an important photo editing work. The filling-in approach su...

Improvement of Transmittance Characteristics of 1D Photonic Crystal with Optical Gain Factor under Oblique Incidence for Different Materials

Transmittance of one-dimensional photonic crystal is numerically computed for oblique incidence of electromagnetic wave considering the effect of optical gain factor. Transfer matrix technique is used for calculation,...

Multilevel Power Estimation Of Benchmark Circuit Using Neural Algorithm

Dissipation of power has emerged as one of the very important design constraints as the complexity of VLSI circuits has been increased. Now low power designs are generally preferred in various applications. In order t...

Bandwidth Enhancement of Probe Fed Microstrip Patch Antenna

Microstrip patch antenna becomes very popular day by day because of its ease of analysis and fabrication, low cost, light weight, easy to feed and their attractive radiation characteristics. Although patch antenna ha...

Download PDF file
  • EP ID EP8363
  • DOI -
  • Views 360
  • Downloads 24

How To Cite

Mallela Umamaheswari, J Ravi (2013). Design Of Digital FIR Filter Using LUT Based Multiplier. International Journal of Electronics Communication and Computer Technology, 3(5), 476-479. https://europub.co.uk./articles/-A-8363