Design of Low Power Double Edge Triggered Phase Detector for DLL Clock Generators

Abstract

A DLL based double edge triggered phase detector (DET-PD) is proposed for a clock generator in low power systems. The phase detector plays a vital role in DLL clock generators. To reduce the power consumption, the phase detector is designed by combining both the edges of the clock pulse. The phase detector is designed by Truly Single Phase Clock (TSPC) delay flip flop (DFF) logic which has a faster locking speed. The operating frequency of the design ranges between 250MHz-800MHZ. The design is implemented in 180nm and 65nm CMOS process technology and the average power consumed is6.26mW and 3.92mW respectively.

Authors and Affiliations

V. Yamuna, Mrs. P. Meenakshi Vidya, Dr. S. Sudha

Keywords

Related Articles

Design Role In Prevent & Overcome Obesity Prevelance

in last decade , the main concern for the w orld in general w as about public health. Efforts were focused on controlling a spread of diseases as health costs have become the biggest single ex...

Performance Analysis of QoS Oriented Path Length Based Wavelength Assignment Algorithm Strategy

This paper addresses the issue of providing Quality of Service (QoS) for all optical networks. In this paper, an efficient QoS oriented path length based wavelength assignment strategy for wavelength routed WDM networks...

A Hybrid Solar Tracking System with Photovoltaic Cells and Thermoelectric Module

Conventional sources like fossil fuels were used in early stages to satisfy the energy demands. Nowadays these are slowly replaced by renewable sources like photovoltaic sources. Solar PV is starting to play a substanti...

Residential Building Construction

When more than half of the floor area is used for dwelling purposes the building is regarded as residential building. Single-Family house, Condominiums, Townhouses, Cooperatives, Multi-family house, land these are six t...

Survey of Ant net based routing over mobile Ad hoc network

Ad hoc ant net based routing has extended the capabilities of ad hoc networks. Combination of these methods can enhance the network performance but the security threats for ad hoc routing are also exists for this type o...

Download PDF file
  • EP ID EP23048
  • DOI -
  • Views 245
  • Downloads 5

How To Cite

V. Yamuna, Mrs. P. Meenakshi Vidya, Dr. S. Sudha (2017). Design of Low Power Double Edge Triggered Phase Detector for DLL Clock Generators. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(1), -. https://europub.co.uk./articles/-A-23048