Design Of Pulse Triggered Flip-Flop And Analysis Of Average Power

Abstract

In this brief, Pulse-triggered FF (P-FF) is a single-latch structure which is more popular than the conventional transmission gate (TG) and master–slave based FFs in high-speed applications. Low power design has become one of the main concerns in Very Large Scale Integration design. Among the various building blocks in digital designs, one of the most complex and power consuming is the flip-flop. As transistors used have small area and low power consumption, they can be used in various applications like digital VLSI clocking system, buffers, registers, counters, microprocessors etc. Proper selection of flipflop is necessary in order to satisfy low power and high performance circuit.The investigation of conventional and proposed pulse Triggered flip-flop using pass transistor logic flip-flop is done with comparisons of average power which claims that proposed design is suitable for low power applications. The circuits are simulated with Metal Oxide Semiconductor Field Effect Transistor using TANNER EDA and CANDENCE GPDK180 nm process technology. The average power consumption of proposed pulse triggered flip-flop using pass transistor logic is 40.94μw and the number of transistors used 17.

Authors and Affiliations

P. Ilakya, G. Paranthaman

Keywords

Related Articles

slugRelation between Fiscal Rule and Select Economic Indicator of PIIGS Countries of Europe

The current European financial crisis is global in nature. Europe has its own special brand of institutional arrangements that are being tested in the extreme and which have exacerbated the financial crisis. The Europe...

A Graphical User Interface Implementation of Second Order Sigma- Delta Analog to Digital Converter with Improved Performance Parameters

Analog to Digital Converters are widely used in the field of VLSI and are mainly used in the applications like audio, instrumentation, seismic, voice etc which requires higher value of resolution. For such applications,...

Multimodal Biometric System using Fingerprint and Iris

A single biometric identifier in making a personal identification is often not able to meet the desired performance requirements. Biometric identification based on multiple biometrics represents an emerging trend. Autom...

Application Based Multimodal Biometric System for Speech Controlled Device

Multimodal biometric systems have been widely used to overcome the limitations of unimodal biometric systems and to achieve high recognition accuracy. Unimodal biometric systems developed for each of the biometric featu...

VLSI Hardware Modelling Of Multifunction GF Architecture for Cryptographic Devices

this paper presents a hardware structure for polynomial binary-to-residue number system (PRNS) conversion using parallel field structures. This structure is based only on polynomial multipliers along with GF architectur...

Download PDF file
  • EP ID EP19584
  • DOI -
  • Views 262
  • Downloads 4

How To Cite

P. Ilakya, G. Paranthaman (2015). Design Of Pulse Triggered Flip-Flop And Analysis Of Average Power. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(2), -. https://europub.co.uk./articles/-A-19584