Design Of Pulse Triggered Flip-Flop And Analysis Of Average Power

Abstract

In this brief, Pulse-triggered FF (P-FF) is a single-latch structure which is more popular than the conventional transmission gate (TG) and master–slave based FFs in high-speed applications. Low power design has become one of the main concerns in Very Large Scale Integration design. Among the various building blocks in digital designs, one of the most complex and power consuming is the flip-flop. As transistors used have small area and low power consumption, they can be used in various applications like digital VLSI clocking system, buffers, registers, counters, microprocessors etc. Proper selection of flipflop is necessary in order to satisfy low power and high performance circuit.The investigation of conventional and proposed pulse Triggered flip-flop using pass transistor logic flip-flop is done with comparisons of average power which claims that proposed design is suitable for low power applications. The circuits are simulated with Metal Oxide Semiconductor Field Effect Transistor using TANNER EDA and CANDENCE GPDK180 nm process technology. The average power consumption of proposed pulse triggered flip-flop using pass transistor logic is 40.94μw and the number of transistors used 17.

Authors and Affiliations

P. Ilakya, G. Paranthaman

Keywords

Related Articles

Development of Analogue Computer for the Simulation of Linear Circuits and Systems

In order to better understand the physical world, scientists use mathematical models to predict the reaction of various physical systems, such as the motion of a mass attached to a spring, to external stimuli. Such syst...

A Review of Experimental Investigation on Coconut Shell as Replacement on Concrete as Course Aggregate in their Strength

The aim of the work is to study the suitability of coconut shell, as a partial replacement of coarse aggregate. The chemical compositions of coconut shell taken under study are almost similar to that of ordinary cement....

Survey on Efficient Control Algorithm in Cloud for Cost Elaboration

Cloud computing is a new paradigm for delivering remote computing resources through a network. However, achieving an energy-efficiency control and simultaneously satisfying a performance guarantee have become critical i...

A Surveillance of Clustering Multi Represented Objects

Recent technological advances have tremendously increased the amount of collected data. Besides the total amount of collected information, the complexity of data objects increases as well. With the growing amount of dat...

Visualizing Website Clickstream Data with Apache Hadoop using Hortonworks

Nowadays most of the organizations have turned to Ecommerce which has become a necessary component for business strategy and a catalyst for economic development. These organizations need to predict the analysis about th...

Download PDF file
  • EP ID EP19584
  • DOI -
  • Views 272
  • Downloads 4

How To Cite

P. Ilakya, G. Paranthaman (2015). Design Of Pulse Triggered Flip-Flop And Analysis Of Average Power. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(2), -. https://europub.co.uk./articles/-A-19584