DesignandAnalysisofMultimode Single Precision FloatingPointArithmetic Unit Using Verilog

Journal Title: International Journal of Scientific Research and Management - Year 2017, Vol 5, Issue 5

Abstract

This Paper Presents a Design and Analysis of Multimode Single Precision Floating PointArithmetic Unit Using VERILOG Hardware Description Languageon FPGA.The multimode floatingpoint arithmetic unit have addition, subtraction, multiplication and division operations. The device usedis Zed Board Zynq Evaluation and Developed Kit (xc7z020clg484-1) on which the proposed design willbe physically verified. We design and analyse the efficient multimode floating point arithmetic unit forIEEE 754 floating point number system, which gives a better implementation in terms of area ofhardware. We have four separate units for four different arithmetic operations, by combining additionand subtraction unit into one and multiplication and division unit into one and by efficient optimization.The result of this combination is to reduce the number of LUTs used in FPGA. Thus the total area ofhardware required willbe reduced. The LUTs reduction is 14% and area reduction is 19%.

Authors and Affiliations

Sachin saraswat

Keywords

Related Articles

Detection of Conjugate P oints on Pair of Overlapping Image using Epipolar Correlation

Automation of the entire image mapping system is the ultimate goal of current research efforts in imagemetrology. In this paper, author presents the design and implementation of a MATLAB progra...

Gender Discrimination and Job Satisfaction

This article defines the relationship between two factors and its impact by examining the effect of Gender discrimination in the work place which influences the job performance and job satisfaction in ind...

Modified Hodge Test For Detection Of Carbapenemase In Clinical Isolates Of Pseudomonas Aeruginosa .

The clover leaf test or modified Hodge test (MHT) has been extensively used as a general phenotypic method for the detection of carbapenemase activity, and it is the only method of carbapenemase detection so far recom...

Abattoir Waste Contribution To Municipal Waste Generation

I ncreased popu lation means increased demand for meat. Thus, more slaughter waste is expected to be generated. Knowing an estimated quantity of waste generation can help in planning and influence the...

Leadership Behaviour and Role Stressors among Primary School Teachers in Kenya

There is growing concern with the growth and prevalence of stress among teachers. In most schools, autocratic administration and supervision appear to be the rule rather than the exception. Recent estim...

Download PDF file
  • EP ID EP312933
  • DOI -
  • Views 89
  • Downloads 0

How To Cite

Sachin saraswat (2017). DesignandAnalysisofMultimode Single Precision FloatingPointArithmetic Unit Using Verilog. International Journal of Scientific Research and Management, 5(5), -. https://europub.co.uk./articles/-A-312933