Efficient Computerized-Tomography Reconstruction Using Low-Cost FPGA-DSP Chip
Journal Title: Elektronika - Year 2017, Vol 21, Issue 1
Abstract
In this paper, filtered back-projection algorithm is optimally implemented using low-cost Spartan 3A-DSP 3400 chip. The optimization enables parallel implementation. The combination of the pixel parallelism and projection parallelism is presented to significantly reduce the total reconstruction time to produce the image. The applied data is presented in fixed point format to achieve efficient implementation with maximum speed. The selection of data bus-width is optimized with very little error and good visual quality required for medical images. Before implementation, the computer tomography (CT) reconstruction simulator is developed to provide a testing reference for the hardware implementation. Using the combination of the pixel parallelism and projection parallelism, the presented hardware design achieves image reconstruction of a 512-by-512 pixel image from 1024 projections in 134.8 ms using 50 MHz clock cycles. It achieves the reduction of the required number of clock cycles to form an image from projections by 60 % comparing to the state of the art of the reconstruction time using field programmable gate array (FPGA) design.
Authors and Affiliations
Bassam A. Abo-Elftooh, Mohamed H. El-Mahlawy, Mahmoud E. A. Gadallah
Keywords
Related Articles
- EP ID EP360860
- DOI 10.7251/ELS1721012A
- Views 72
- Downloads 0
A Study of Inverter Drives and Its Ride Through Capabilities in Industrial Applications
In modern industry, majority of the mechanical elements are driven by either induction motors or special motors like servo motors, synchronous motors, BLDC motors. In order to drive the motors and to vary the speed of th...
Statistical Analysis of Multiple Access Interference in Chaotic Spreading Sequence Based DS-CDMA Systems
This paper presents a statistical analysis of multiple access interference (MAI) in Direct Sequence Code Division Multiple Access (DS-CDMA) communication systems based on different types of chaotic spreading sequences. T...
New Single VDCC-based Explicit CurrentMode SRCO Employing All Grounded Passive Components
This paper proposes a new single resistance controlled sinusoidal oscillator (SRCO) which employs only one voltage differencing current conveyor (VDCC), two grounded resistors and two grounded capacitors. The presented c...
A Novel Purely Active Electronically Controllable Configuration for Simulating Resistance in Floating Form
This paper proposes a new purely active floating resistance simulation circuit employing two voltage differencing trans-conductance amplifiers (VDTAs). The proposed configuration enjoys following advantageous features; (...
Influence of Signal Stationarity on Digital Stochastic Measurement Implementation
The paper presents the influence of signal stationarity on digital stochastic measurement method implementation. The implementation method is based on stochastic voltage generators, analog adders, low resolution A/D conv...