FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications

Abstract

In this paper an efficient multiplier-less technique is presented to design and implement a high speed CIC decimator for wireless applications like SDR and GSM. The Cascaded Integrator Comb is a commonly used decimation filter which performs sample rate conversion (SRC) using only additions/subtractions. The implementation is based on efficient utilization of embedded LUTs of the target device to enhance the speed of proposed design. It is an efficient method used to design and implement CIC decimator because the use of embedded LUTs not only increases the speed but also saves the resources on the target device. The fully pipelined CIC decimator is designed with Matlab, simulated with Xilinx AccelDSP, synthesized with Xilinx Synthesis Tool (XST), and implemented on Virtex-II based XC2VP50-6 target FPGA device. The proposed design can operate at an estimated frequency of 276.6 MHz by consuming considerably less resources on target device to provide cost effective solution for SDR based wireless applications.

Authors and Affiliations

Rajesh Mehra , Rashmi Arora

Keywords

Related Articles

Image Blocks Model for Improving Accuracy in Identification Systems of Wood Type

Image-based recognition systems commonly use an extracted image from the target object using texture analysis. However, some of the proposed and implemented recognitionues systems of wood types up to this time have not b...

UHF RFID Reader Antenna using Novel Planar Metamaterial Structure for RFID System

An Ultra High Frequency (UHF) half-loop antenna used in Radio Frequency Identification (RFID) systems is proposed with a planar patterned metamaterial structure of compact size. The size of the planar patterned metamater...

IMouse: Eyes Gesture Control System

A high number of people, affected with neuro-locomotor disabilities or those paralyzed by injury cannot use computers for basic tasks such as sending or receiving messages, browsing the internet, watch their favorite TV...

IoT Technological Development: Prospect and Implication for Cyberstability

Failure to address the risk poses by future technological development could cause devastating damage to public trust in the technologies. Therefore, ascendant technologies such as artificial intelligence are the key comp...

Use of Blockchain in Governance: A Systematic Literature Review

Blockchain is a distributed network based ledger that is secured by the methods of cryptographic proof. It enables the creation of self-executable digital contracts i.e. smart contracts. This technology is working in col...

Download PDF file
  • EP ID EP108203
  • DOI -
  • Views 85
  • Downloads 0

How To Cite

Rajesh Mehra, Rashmi Arora (2011). FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications. International Journal of Advanced Computer Science & Applications, 2(5), 59-62. https://europub.co.uk./articles/-A-108203