FPGA Design of Pipelined 32-bit Floating Point Multiplier

Abstract

An architecture for a fast 32-bit floating point multiplier compliant with the single precision IEEE 754-2008 standard has been proposed in this paper. Verilog is used to implement a technology-independent pipelined design. Floating Point Multiplier is synthesized and targeted for Xilinx Spartan-3E FPGA.

Authors and Affiliations

Shaifal, Sakshi

Keywords

Related Articles

The Intellectual Capital Engine for Organizational Governance and Sustainability: A Theoretical Inquiry and Path Analysis

Purpose : The purpose of this paper is to review the international literature in the historical and current context of intellectual capital (IC) to leverage it from a third-dimension. This is approached through a big...

Transmission of DWT Image over OFDM Fading Channel with Channel State Feedback

In OFDM system the transmission in fading channel is the challenging issue. Due to this fading, subset of carriers may be affected and they are cancelled at the receiver and it is also not possible to retransmit the los...

QTL Identification in Presence of QTLĂ—Environment Interaction

Quantitative traits are the traits controlled by many genes and each of the genes has a small effect on the trait. The loci controlling quantitative traits are referred to as QTLs (Quantitative Trait Loci) and the proced...

Bioinformatics: Homology Detection and Protein Families Computation in the Area of New Research

It is the name given to these mathematical and computing approaches used to glean understanding of biological processes. It is the application of information technology to the field of molecular biology. Bioinformatics e...

Reviews of Future Trends for Cloud Computing

Cloud computing is no longer the curiosity it was a few years ago. Today companies are progressively looking for cloud computing for an intact component of their computing strategy. Companies at present empathize that cl...

Download PDF file
  • EP ID EP125724
  • DOI -
  • Views 117
  • Downloads 0

How To Cite

Shaifal, Sakshi (2013). FPGA Design of Pipelined 32-bit Floating Point Multiplier. International Journal of Computational Engineering and Management IJCEM, 16(5), 12-16. https://europub.co.uk./articles/-A-125724