FPGA Design of Pipelined 32-bit Floating Point Multiplier

Abstract

An architecture for a fast 32-bit floating point multiplier compliant with the single precision IEEE 754-2008 standard has been proposed in this paper. Verilog is used to implement a technology-independent pipelined design. Floating Point Multiplier is synthesized and targeted for Xilinx Spartan-3E FPGA.

Authors and Affiliations

Shaifal, Sakshi

Keywords

Related Articles

Modeling of UPFC and DG by the Current Based Model

This paper deals with the steady state modeling of unified power flow controller (UPFC). Since current limitations are determinant to FACTS apparatus design, the proposed current based model (CBM) assumes the current as...

A Quantitative Erudition of Occupational Stress in Information Technology Professionals

Occupational Stress is an inevitable consequence in the Information Technology (IT) sector. The IT professionals are characterized with long working hours, tight schedules, high competition, continuous viewing of Visual...

Relationship Between Stress and Quality of Worklife of School Teachers Based on Demographic Variables

The aim of this study is to investigate the differences in stress and QWL based on demographic variables such as gender, experience and the organization type. Questionnaire data was collected through simple random sampli...

The Intellectual Capital Engine for Organizational Governance and Sustainability: A Theoretical Inquiry and Path Analysis

Purpose : The purpose of this paper is to review the international literature in the historical and current context of intellectual capital (IC) to leverage it from a third-dimension. This is approached through a big...

Reconstruction of Perturbed Data using K-Means

A key element in preserving privacy and confidentiality of sensitive data is the ability to evaluate the extent of all potential disclosure for such data. In other words, we need to be able to answer to what extent confi...

Download PDF file
  • EP ID EP125724
  • DOI -
  • Views 106
  • Downloads 0

How To Cite

Shaifal, Sakshi (2013). FPGA Design of Pipelined 32-bit Floating Point Multiplier. International Journal of Computational Engineering and Management IJCEM, 16(5), 12-16. https://europub.co.uk./articles/-A-125724