FPGA High Performance Pipelined Architecture Of Elliptic Scalar Multiplication Over GF(2m) for IOT
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2017, Vol 5, Issue 4
Abstract
The existing era has seen an excellent growth in communications. Various applications like Internet banking, mobile communication, Personal Digital Assistasnce(PDAs), smartcards, etc. have emphasized the need for security in resource constrained environments. Elliptic curve cryptography (ECC) serves as a perfect cryptographic tool as it has short key sizes and security comparable to that of other standard public key algorithms. The efficiency is largely affected by the underlying arithmetic primitives. Multiplication and Inversion are the two most important primitive fields which FPGA design of our concept reveals. The smallest programmable entity in an FPGA is the look up table. The arithmetic algorithms proposed in this thesis maximizes the utilization of LUTs on the FPGA. A novel finite field multiplier based on the recursive Karatsuba algorithm is proposed. The proposed multiplier combines two variants of Karatsuba, The general Karatsuba multiplier has a large gate count but for small sized multiplications is compact because it utilizes LUT resources efficiently. For large sized multiplications, the simple Karatsuba is efficient as it requires lesser gates. In our hybrid multiplier, the simple algorithm performs the initial recursion whereas the general algorithm performs the final multiplication of small sizes. The multiplier thus obtained has the best area time product compared to reported literature.
Authors and Affiliations
Kiran Sulthana S, Dr. V. Ellappan
Keywords
Related Articles
- EP ID EP23765
- DOI http://doi.org/10.22214/ijraset.2017.4058
- Views 322
- Downloads 7
A Study on Islanded and Parallel Operation of Inverters in a Microgrid Using Droop Control Strategy
Microgrids (MG) have gained major importance in the recent years, where much attention is given to the control of microgrid. In this context, this paper presents the droop control strategy in an islanded microgrid. Init...
Design High Speed Doubles Precision Floating Point Unit Using Verilog
To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE-754 standard based floating point representation. T...
Rhombus Shaped Microstrip Antenna with Microstrip Line Feeding Technique for Wireless Application
This paper summarize the study of Rhombus shaped Microstrip Antenna (RMSA) with microstrip line feed, RMSA with meandering technique by applying with and without capacitive loading. The reference RMSA is designed to ope...
slugSelection of merchant for Manufacturing industries through application of analytic hierarchy process
Selection of a genuine merchant is an important task for any Industry. In this paper the assessment and selection of a merchant is carried out through Analytic Hierarchy Process (AHP). AHP is a pairwise comparison techni...
Analysis of Efficient Adiabatic Logic Circuits and Their Power Extraction in Finfet (10nm) and Comparison With 90nm and 45nm
This paper describes the design style and analysis of low power adiabatic logic circuits based on ECRL (Efficient Charge Recovery Logic Circuits), PFAL(Positive Feedback Adiabatic Logic) and SCRL(Split Charge Recovery L...