FPGA Implementation of Codec Design for Optimal Code Rate Crosstalk Avoidance Codes
Journal Title: International Journal of Science and Research (IJSR) - Year 2013, Vol 2, Issue 2
Abstract
FPGA Implementation of Codec Design for Optimal Code Rate Crosstalk Avoidance Codes
Authors and Affiliations
Keywords
Related Articles
- EP ID EP334751
- DOI -
- Views 123
- Downloads 0
Simulation of Multi Converter Unified Power Quality Conditioner for Two Feeder Distribution System
In this Project the Power Quality improvement is done for elimination of Sag, Swell and Harmonics for two feeder distribution system by using Multi Converter UPQC. In this system two series voltage source converters and...
Selective Scheduling Based on Number of Processor Cores for Parallel Processing
Scheduling is essential for the proper functioning of multi-core processors for parallel processing. Scheduling of tasks onto multi-core processors is an interesting problem that is well defined and documented in the lit...
An Experimental Study on Parametric Optimization of High Carbon Steel (EN-31) by using Silicon Powder Mixed Dielectric EDM Process
Powder mixed electric discharge machining (PMEDM) is a recent innovation for enhancing the capabilities of electrical discharge machining process. The objective of present study is to realize the potential of silicon pow...
A Survey of Optimizing the Performance of iSCSI
Mobile devices are playing important role in everybody’s life. Day to day mobile network, wireless network and mobile devices are becoming more dominant. So there is a requirement in building wireless storage system whic...
Implementation of Fast Pipelined AES Algorithm on Xilinx FPGA
The Advanced Encryption Standard (AES) is a specification for the encryption of electronic data also called Rijndael. The algorithm described by AES is a symmetric-key algorithm, meaning the same key is used for both enc...