High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
Journal Title: International Journal of engineering Research and Applications - Year 2017, Vol 7, Issue 3
Abstract
Leakage power dissipation a major concern for scaling down portable devices. Improving high performance with reduced power consumption and chip area are the main constraint for designing VLSI CMOS circuits. In this paper, high performance and low power ONOFIC approach for VLSI CMOS circuits have been implemented. Mostly the concentrated part in deep sub micron regime is the power dissipation. Many techniques have been proposed for reducing leakage current in deep sub micron but with some limitations they are not suitable for actual requirements. Here we discussed two techniques named LECTOR & ONOFIC. The proposed On/Off Logic (ONOFIC) serves the needs for deep sub micron with its reduced power dissipation and increased performance in VLSI circuits. Thus the proposed ONOFIC approach results have been compared with the LECTOR technique and observed that the proposed technique improves the performance and reduce the power dissipation.
Authors and Affiliations
M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha
Keywords
Related Articles
- EP ID EP390887
- DOI 10.9790/9622-0703067176.
- Views 116
- Downloads 0
General Summary of Cryptography
Cryptographic mechanisms are an important security component of an operating system in securing the system itself and its communication paths. Indeed in many situations cryptography is the only tool that can solve a part...
Application of Remote Sensing Techniques for Mapping Shifting Cultivation
Shifting cultivation is an ancient and primitive method of cultivation, also referred to as ‘slash and burn’ or ‘rotational bush fallow agricultural system’. The practice mainly involves removal of the forests by primiti...
Third Party Public Auditing For Shared Data InThe Cloud Using ECC
A Third Party Auditor audits the shared data in thecloud without any modification of the data content.To provide thesecurity for cloud data a TPA can check the integrity of shareddata.The third party auditor can be able...
Determination of Fatigue life of Spiral bevel gears used in automotive differential gearbox
This paper describes the experimental destructive testing of spiral bevel gears used in automotive differential gear box. The experimental testing is aimed at early detection of failure of spiral bevel gears during opera...
A Comparative Analysis of SRAM Cells in 45nm, 65nm, 90nm Technology
Growth In The Semiconductor Industries Has Brought Greater Demand For Low Power Consumption Design For Integrated Circuits (IC). Static Random Access Memory (SRAM) Has Become One Of The Major Components Due To Their Larg...