Implementation And Analogy Of Fast Adder Using Fpga

Abstract

Fast adder is a type of an adder used in digital logic to implement speed by reducing the amount of time required to determine the carry bit. this paper deals with high data rate of implementation of adders on the field programmable gate array(FPGA) it is the best hardware design which is implemented on FPGA, different architecture has been implemented and compare on the basis of design in terms of carry propagation delay, area required, power ,slice occupied and numbers of LUT’S.

Authors and Affiliations

Preeti S. Manohare, Rohit C. Iyer

Keywords

Related Articles

Sprinkling Data :Prevent Pollution Attacks Using Entropy Variation

The Distributed Denial-of-Service (DDoS) attacks are a critical threat to the Internet. Recently there are an increasing number of DDoS attacks against online services and Web applications. However the memoryless fea...

SLUMBER DETECTION OF VISUAL ACTIVITY USING ARM 9

Slumber detection is to implement the driver attentiveness in cars. The project is to monitor the driver’s eye movement by using webcam and EOG channel respectively.Embedded project is to design and develop a low cos...

Reducing Latency Among Client-Server for Distributed Interactive Applications

The interactivity of DIAs is significant for members to have pleasant communication experiences. As a rule, interactivity is considered by the duration from the time when a participant issues an operation to the time...

Designing & Implementing an ARM 7 Based System for Critically Injured People by Using Electromyograph

This paper presents a system which can be used to study the movements human lower limb. It can detect muscle injury after accident. For orthopedic physical therapy it is very important to recognize the tear of a musc...

EE-AODV: Energy Efficient AODV routing protocol by Optimizing route selection process

Statistics shows that wireless technology is gaining popularity day by day. Today, people sitting at either ends of the country can communicate with each other with the help of wireless technology. But energy efficie...

Download PDF file
  • EP ID EP27824
  • DOI -
  • Views 261
  • Downloads 0

How To Cite

Preeti S. Manohare, Rohit C. Iyer (2014). Implementation And Analogy Of Fast Adder Using Fpga. International Journal of Research in Computer and Communication Technology, 3(1), -. https://europub.co.uk./articles/-A-27824