Implementation of High Speed Area Efficient Fixed Width Multiplier

Abstract

The aim of project is to design a proposed truncated multiplier with less area utilization and low power comparing with previous multipliers. The proposed method finally reduces the number of full adders and half adders during the tree reduction. While using this proposed method experimentally, area can be saved. The output is in the form of LSB and MSB. Finally the LSB part is compressed by using operations such as deletion, reduction, truncation, rounding and final addition. In previous system, to reduce the truncation error by adding error compensation circuits. In this project truncation error is not more than 1 ulp (unit of least position). So there is no need of error compensation circuits, and the final output will be précised.

Authors and Affiliations

G. Rakesh| MTECH(VLSI), Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, rakhesh.golla@gmail.com, R. Durga Gopal| JBREC Associate Professor, Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, rdurgagopal@gmail.com, D. N Rao| JBREC Principal, Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, principal_jbr@yahoo.com

Keywords

Related Articles

Formulating Heat Transfer Across The Head-Media Interface- HAMR

All past thermal demonstrating on warmth trade between hard disk drive (HDD) head and media regarded media as a warmth sink with uniform encompassing temperature. However in warmth helped attractive recording (HAMR)...

An Efficient Pdp Scheme For Distributed Cloud Storage To Support Dynamic Scalability On Multiple Storage Servers

The confirmation examination without downloading makes it particularly important for large-size files and folders typically including many clients’ files to make sure whether these data have been tampered with or d...

In created nations, utilizing high quality cement in structures today would bring about both specialized and practical preferred standpoint. In high quality solid, it is important to decrease the water/concrete propo...

We introduce the Contributory Broadcast Encryption (ConBE) primitive, which is a half and half of GKA and BE. Contrasted with its preparatory Asiacrypt, this gives complete security proofs, outlines the need of the a...

Fuzzy logic controller based DC-Link Voltage Self-Balance Method for Multilevel Converter with less Number of Voltage Sensors

In many inverters, Voltage balance of dclink capacitors is very important for applications of a cascade multilevel converter or a modular multilevel converter. In this paper, a novel diode-clamped modular multilevel c...

Download PDF file
  • EP ID EP16341
  • DOI -
  • Views 363
  • Downloads 11

How To Cite

G. Rakesh, R. Durga Gopal, D. N Rao (2014). Implementation of High Speed Area Efficient Fixed Width Multiplier. International Journal of Science Engineering and Advance Technology, 2(10), 547-552. https://europub.co.uk./articles/-A-16341