IMPLEMENTATION OF SOFT PROCESSOR BASED SOC FOR JPEG COMPRESSION ON FPGA
Journal Title: ICTACT Journal on Microelectronics - Year 2015, Vol 1, Issue 1
Abstract
With the advent of semiconductor process and EDA tools technology, IC designers can integrate more functions. However, to reduce the demand of time-to-market and tackle the increasing complexity of SoC, the need of fast prototyping and testing is growing. Taking advantage of deep submicron technology, modern FPGAs provide a fast and low-cost prototyping with large logic resources and high performance. So the hardware is mapped onto an emulation platform based on FPGA that mimics the behaviour of SOC. In this paper we use FPGA as a system on chip which is then used for image compression by 2-D DCT respectively and proposed SoC for image compression using soft core Microblaze. The JPEG standard defines compression techniques for image data. As a consequence, it allows to store and transfer image data with considerably reduced demand for storage space and bandwidth. From the four processes provided in the JPEG standard, only one, the baseline process is widely used. Proposed SoC for JPEG compression has been implemented on FPGA Spartan-6 SP605 evaluation board using Xilinx platform studio, because field programmable gate array have reconfigurable hardware architecture. Hence the JPEG image with high speed and reduced size can be obtained at low risk and low power consumption of about 0.699W. The proposed SoC for image compression is evaluated at 83.33MHz on Xilinx Spartan-6 FPGA.
Authors and Affiliations
Swarna K S V, David Solomon Raju Y
A COMPARATIVE STUDY OF DIFFERENT TYPES OF MIXER TOPOLOGIES
In this paper, a comparative study of different types of mixer topologies is presented. Gilbert cell is widely used as core of the mixer because it provides high conversion gain, good port-to-port isolation and low even-...
AN EFFICIENT ARCHITECTURE FOR DE-BLOCKING FILTER
H.264 standard uses block based motion estimation, motion compensation, transform and quantization processes to perform video compression. By the use of block based operations, it would result into the discontinuity at b...
DEFECTIVE GROUND CORNER ROUNDED ULTRA-WIDEBAND MICROSTRIP PATCH ANTENNA FOR BIO-MEDICAL APPLICATIONS
In this research work, design of Ultra-Wide-band microstrip line feed partial ground structure corner rounded rectangular microstrip patch antenna is presented. Design is implemented on FR4 substrate, and results implies...
IMPLEMENTATION OF SOFT PROCESSOR BASED SOC FOR JPEG COMPRESSION ON FPGA
With the advent of semiconductor process and EDA tools technology, IC designers can integrate more functions. However, to reduce the demand of time-to-market and tackle the increasing complexity of SoC, the need of fast...
DFAL BASED FLEXIBLE MULTI-MODULO PRESCALER
The quest to have longer battery life and reduced packaging cost has been motivating factor behind developing low power circuits for different applications. Research in adiabatic logic has recently gained momentum and di...