LNA CASCODE WITH CURRENT REUSE FOR WLAN
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 4, Issue 6
Abstract
This paper include common gate (CG) LNA for ultra wideband (UWB) applications with CMOS trans conductance “gm” boosted. Noise distortion cancelled out by gm boosting technique and power minimization with he lp of current reuse technique. By CG - CS topology utilized to get more efficient parameters such as gain, stability, linearity and power dissipation. This design 0.13 um process CMOS technology which operated from 2 to 5 GHz with 1v supply. The common gate LNA design achieved forward gain (S21) of 15.50 db and reverse isolation (S12) in the range - 47.59 db to - 42.53 db and with input return loss (S11) and output return loss (S22) are - 18.50 db and - 11.42 db at 3.02 GHz and 5.01 GHz frequency range intensi vely Noise figure improved in this paper up to 2.93 db
Authors and Affiliations
Suraj N. Rathod
AN APPLICATION OF 5S CONCEPT TO ORGANIZE THE WORKPLACE AT A SMALL SCALE MANUFACTURING COMPANY
The purpose of the case study is to use 5S tool to assist small scale manufacturing organization to become more productive and more efficient. A simple approach has been adopted to create the teams for implementin...
A SURVEY ON DIFFERENT WEB IMAGE RE-RANKING TECHNIQUES
Today hundreds and millions of people use YouTube, Tudou, Face book like social networks. So users upload tremendous number of images on the web. Many people search and view images and videos on the web every sec...
Search Engine : A Survey
There is lot of information available on the internet so to fetch the relevant information is very typical task . In this paper our purpose is to make a survey on various issues related to search engines li technology.
Defending Online Password Hunch Attacks Using Persuasive Cued Click Points
Usable security has unique usability challenges because the need for security often means that standard humancomputer-interaction approaches cannot be directly applied. An important usability goal for authenticati...
Voltage Controlled Delay Line with PFD for Delay Locked Loop in CMOS90nm Technology
Low power consumption is always desired for any electronic products today. Demand of modern measurement systems in submicron CMOS process introduced new challenges in design of low power high frequency clock gene...