Low Power Adiabatic Complementary Pass Transistor Logic for Sequential Circuit
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2014, Vol 3, Issue 1
Abstract
The VLSI circuit design with extremely low energy dissipation is our approach which uses Adiabatic concept. Adiabatic logic is an attractive low power approach by restricting the currents to flow across devices with low voltage drop and by recycling the energy stored in their load circuit using AC power supply.The paper investigates low – power characteristics of complementary pass -transistor logic (CPL) circuits using AC power supply. It uses two – phase power - clocks . The two-phase power-clock scheme is more suitable for the design of flipflops and sequential circuits because it uses fewer transistors. In this paper, we use 180 nanometer Tanner Model file. Also comparing the power dissipation of Conventional CMOS and Adiabatic T,D, J-K Flip- Flops using Adiabatic CPL methodology and design of BCD counter using T Flip-Flop yet to be done.
Authors and Affiliations
MAMTA NARENDRA KUMARI, Minal Keote, Navneet Aman
Keywords
Related Articles
- EP ID EP27801
- DOI -
- Views 274
- Downloads 1
Intelligent Database System-Ontology for a Better Database System
With monumental stress on the huge databases of ever increasing data available not only with the standalone systems but with the networks and internet all loaded with Everest size mountains of huge terabytes of infor...
Privacy Preserving using Slicing Technique
Privacy Preserving on microdata publishing different anonymization techniques named as generalization and bucketization have been proposed. In generalization amount of information loses on high-dimensional data. Buc...
A Review – OFDM-RoF (Radio over Fiber) System for Wireless Network
In future generation wireless and mobile communication system must be increase with high quality bandwidth service for inaccessible area. The recent wireless network providers require high transmission bandwidth with...
Detection of Precise C/C++ Memory Leakage by diagnosing Heap dumps using Inter procedural Flow Analysis statistics
Memory leak is a time consuming bug often created by C++ developers. Detection of memory leaks is often tedious. Things get worst if the code is not written by you, or if the code base is quite huge. The most difficu...
Procedure Dynamic Network and Prevent Mobile Typically Extension
Prevent and mobile is taken spread from dynamic networks and mobile networks is used number of times results of mobile users In a mobile network mobile and prevent can use security data lose no. of modifications and...