Low Power Design of A SRAM Cell for Embedded Memory

Abstract

This paper presents a new SRAM cell to reduce power consumption with the feedback technique by using Schmitt Trigger in the proposed circuitry design. By the proposed design we may reduce the power consumption and area than the existing type of designs. The Schmitt Trigger operation gives better read-stability as well as better write-ability compared to the standard 6T bitcell. This work mainly focuses on the design of a new SRAM cell for reducing the power consumption is implemented in Microwind and DSCH tools. The goal of this project is to develop a circuit level technique that takes advantage of program behavior to reduce power consumption with no performance degradation. With the help of proposed design we may reduce power consumption more than 63.68% and area is overhead. This paper presents a low power consumption SRAM cell and array architecture targeting high performance, low power embedded memory.

Authors and Affiliations

P Kalyana Srinivasa Rao, J Venkata Suman

Keywords

Related Articles

Modelling of Buck-Boost Converter for Photovoltaic and Battery Power Systems

In this paper a buck-boost converter with photovoltaic (PV) and battery power for high step-up system is discussed and implemented. The motive of this project is to design a MPPT(maximum power point tracking ) Algori...

An Approach for Providing Privacy of Microdata Publishing

In recent years, the wide accessibility of personal data has made the problem of privacy preserving data mining an important one. A number of methods have recently been proposed for privacy preserving data mining of...

Advances In Em (Expectation - Maximization) Algorithm for Image Classification As Per Cost and Accuracy

Image classification is the process of grouping image pixels into categories or classes to produce a Thematic representation.. Image classification used in many areas such as medical imaging, object identification in...

Energy Efficient Group Key Management (EEGK) for Secure Data Processing in Ad Hoc and WSN Networks

WMNs have been in recent times recommended as a capable low-cost approach to provide last-mile high-speed Internet access. A typical WMN is a multihop hierarchical wireless network. A major challenge in formulating s...

Modified EESM Link Adaptation Method with Multiple Constellation for Future Wireless Networks

Wireless communication systems require high spectral efficiency and throughput in order to be money-spinning. Link adaptation schemes are known to be the best solution to achieve this aspiration. In customary link adap...

Download PDF file
  • EP ID EP27736
  • DOI -
  • Views 261
  • Downloads 2

How To Cite

P Kalyana Srinivasa Rao, J Venkata Suman (2013). Low Power Design of A SRAM Cell for Embedded Memory. International Journal of Research in Computer and Communication Technology, 2(11), -. https://europub.co.uk./articles/-A-27736