Modular Design of Adders with Domino Logic 1
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 4
Abstract
- Based on 180nm CMOS technology a 4 bit domino logic adder is designed for speed optimization over ripple carry adder. The adder is designed using 4 bit slice of carry look-ahead adder. Multiple slices are may be connected in ripple carry fashion to obtain higher order adders like 8, 16, 32 and others. This result in considerable reduction in time as compared to nominal ripple carry adder. Equations of sum, generate and propagate are implemented in domino CMOS logic using TSMC 180nm library to provide energy optimization. A 64 bit adder designed using 16 slices of Carry look-ahead adder gives latency of no more than time equivalent to 33 clocks with a transistor count of 1504. Average power results are also presented in this paper with selected input vectors. Average power is 4.65 microwatt
Authors and Affiliations
M. B. Damle, , Dr. S. S. Limaye,
Keywords
Related Articles
- EP ID EP93635
- DOI -
- Views 118
- Downloads 0
Comparison of Band-stop FIR Filter using Modified Hamming Window and Other Window functions and Its Application in Filtering a Mutitone Signal
In this paper Matlab program is used to implement a Band-stop FIR filter using modified coefficient of the Hamming window function and its application in filtering a Multitone input signal. FIR filter designed usin...
Green Computing – Need and Implementation
Green computing is an effective approach to protect our environment from the hazardous material and its effects that comes from the computers and its related devices. It is an effective study of environmental scien...
Open-Source Network Simulation Tools: An Overview
In the network research area, implementation of a whole network in real world is not easily possible because establishing of network in a real world is very difficult. A single test bed containing multiple networked comp...
Techniques for Reducing Power in Multipliers
In this work, a new topology was proposed to optimize the power dissipation of Multipliers. Low power digital Multiplier Design based on bypassing technique mainly used to reduce the switching power dissipation....
A Combined Approach to Part-of-Speech Tagging Using Features Extraction and Hidden Markov Model
Words are characterized by its features. In an inflectional language, category of a word can be express by its tense, aspect and modality (TAM). Extracting features from an inflected word, one can categorised it wi...