Multiple Logic Styles for Low Power VLSI
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2015, Vol 3, Issue 10
Abstract
In this review paper, full adder was designed using CMOS logic, pass transistor logic (PTL), transmission gate logic (TG) styles. We are going to compare adiabatic full adder using ECRL & PFAL logics with conventional designs and they are simulated using Tanner software. It is finding that adiabatic technique is good choice for low power applications in specific frequency range. The power dissipation in conventional CMOS circuit can be reduced through energy recovery principle.
Authors and Affiliations
Baljinder Kaur, Narinder Sharma
Keywords
Related Articles
- EP ID EP21332
- DOI -
- Views 284
- Downloads 4
Design of Smart Health Monitoring and Alert System Using IOT
The advent of technology in the medical sector is tremendous as of today. Yet there are no any basic instruments which detect the temperature, blood pressure and pulse rate. This paper describes an electronic sensor net...
Construction of control chart based on six sigma initiatives for Cumulative – Sum
A control chart is a statistical device used for the study and control of repetitive process. W.A. Shewhart [6] of Bell Telephone Laboratories suggested control charts based on the 3 sigma limits. Now the companies in d...
An Attribute Based Secure Data Self-Destructing and Time Server
Recent years all are using the cloud server. The reason of cloud server easy to use and having the security. Once we upload the file store to the cloud server then that files access the world wide and any time. Here acc...
A Review on Novel SAT KAMAN protocol to prevent DOS attacks in MANET
The Kerberos assisted authentication protocol is the efficient protocol that have been used for this identity validation. Kaman is the extension of Kerberos protocol with the use of Kaman nodes in the ad hoc network are...
slugReducing Error Signal in Multilayer Perceptron Neural Networks using MLP for Label Ranking
This paper describes a simple tactile probe for identifying error signal in Multilayer. In multilayer having the number of hidden layers error signal can be process as irrespective manner so difficult to find out the er...