An Efficient Carry Select Adder with Less Delay and Reduced Area Application

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9

Abstract

 Design of area, high speed and power-efficient data path logic systems forms the largest areas of research in VLSI system design. The addition speed is limited by the time necessary to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in several data processing processors to perform fast arithmetic purpose. From the configuration of the CSLA, it is clear that there is scope for decreasing the area and delay in the CSLA. This work uses a simple and an efficient gate-level modification which drastically reduces the area and delay of the CSLA. Based on this modification 16, 32, 64 and 128-bit square-root Carry Select Adder (SQRT CSLA) architectures have been improved and compared with the regular SQRT CSLA architecture. The proposed design has compact area and delay to a great extent when compared with the regular SQRT CSLA. This work estimates the performance of the planned designs with the regular designs in terms of delay, area and synthesis are implemented in Xilinx FPGA. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.

Authors and Affiliations

Pandu Ranga Rao#1 Priyanka Halle

Keywords

Related Articles

 Text Steganography Techniques: A Review

 Steganography has been in use since the presence of secret messages and this use has gained popularity as the internet became well-liked. Text steganography is a sub part of steganography that hides the message beh...

Portable Camera-Based Product Label Reading For Blind People

We propose a camera-based assistive text reading framework to help blind persons read text labels and product packaging from hand-held objects in their daily life. To isolate the object from untidy backgrounds or other s...

 Investigation of Pollution Emits By Cupola Furnace in Gujarat Foundry

 The foundry industry is the major contributor in pollution among all other industries in India. At present only few foundries in India have pollution controllable system. Most of these casting industries use cupola...

 Voice Based Guidance and Location Indication System for the Blind Using GSM, GPS and Optical Device Indicator

 This paper presents a theoretical model and a system concept to provide a smart electronic aid for blind people. This system is intended to provide overall measures –object detection and realtime assistance via G...

 Critical Causes of Delay in Residential Construction Projects: Case Study of Central Gujarat Region of India

 Delays are unique one in every of the largest issues construction companies are facing today. Delays will result in several negative effects like lawsuits between house owners and contractors, exaggerated prices, l...

Download PDF file
  • EP ID EP120618
  • DOI -
  • Views 89
  • Downloads 0

How To Cite

Pandu Ranga Rao#1 Priyanka Halle (2013).  An Efficient Carry Select Adder with Less Delay and Reduced Area Application. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(9), 3766-3770. https://europub.co.uk./articles/-A-120618