An Improved Squaring Circuit for Binary Numbers

Abstract

In this paper, a high speed squaring circuit for binary numbers is proposed. High speed Vedic multiplier is used for design of the proposed squaring circuit. The key to our success is that only one Vedic multiplier is used instead of four multipliers reported in the literature. In addition, one squaring circuit is used twice. Our proposed Squaring Circuit seems to have better performance in terms of speed.

Authors and Affiliations

Kabiraj Sethi , Rutuparna Panda

Keywords

Related Articles

IRPanet: Intelligent Routing Protocol in VANET for Dynamic Route Optimization

This paper presents novel routing protocol, IRPANET (Intelligent Routing Protocol in VANET) for Vehicular Adhoc Network (VANET). Vehicular Ad Hoc Networks are special class of Mobile Adhoc Network, created by road vehicl...

Performance Analysis & Comparison of Optimal Economic Load Dispatch using Soft Computing Techniques

Power plants not situated at similar space from center of loads and their fuel prices are dissimilar. In this paper, ELD of actual power generation measured.ELD is preparation of generators to reduce total functioning pr...

Energy Provisioning Technique to Balance Energy Depletion and Maximize the Lifetime of Wireless Sensor Networks

With the promising technology of Wireless Sensor Networks (WSNs), lots of applications have been developed for monitoring and tracking in military, commercial, and educational environments. Characteristics of WSNs and re...

Improved Appliance Coordination Scheme with Waiting Time in Smart Grids

Smart grids aim to merge the advances in communications and information technologies with traditional power grids. In smart grids, users can generate energy and sell it to the local utility supplier. The users can reduce...

Self-Healing Hybrid Protection Architecture for Passive Optical Networks

Expanding size of passive optical networks (PONs) along with high availability expectation makes the reliability performance a crucial need. Most protection architectures utilize redundant network components to enhance n...

Download PDF file
  • EP ID EP155892
  • DOI -
  • Views 109
  • Downloads 0

How To Cite

Kabiraj Sethi, Rutuparna Panda (2012).  An Improved Squaring Circuit for Binary Numbers. International Journal of Advanced Computer Science & Applications, 3(2), 111-116. https://europub.co.uk./articles/-A-155892