An optimised multi value logic cell design with new architecture of many value logic gates

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 7

Abstract

 Propose thesis work is a design of a Multi Logic Memory cell of four logic levels which can hold Logic 0, Logic 1, Logic 2 & Logic 3 and also propose an Interface module design between multi logic system with binary systems, thesis work can reduce the no. of wires required to parallel interface with normal memory and also can increase the speed of simple serial data transfer.

Authors and Affiliations

Prajyant Pathak , Puran Gour

Keywords

Related Articles

Pilot Assistive Safe Landing Site Detection System, an Experimentation Using Fuzzy C Mean Clustering

In a situation of emergency landing of an aircraft, finding a safe landing-site is vital to the survival of the passengers and the pilot. Conventionally the emergency landing-site is visually selected by the pilot by loo...

 Optimizing Bunsen burner Performance Using CFD Analysis

 Industry relies on heat from the burners in all combustion systems. Optimizing burner performance is critical to complying with stringent emissions requirements and to improve industrial productivity. Even small im...

Experimental Investigation of Silica Fume and Steel Slag in Concrete

This paper gives a review on replacements in concrete made out of various industrial by-products like silica fume and steel slag in concrete Through my study a combined replacement of steel slag and silica fume...

 A Novel Multi Port Dc/Dc Converter Topology Using Zero Voltage Switching For Renewable Energy Applications

 This paper proposes a novel dc/dc converter topology that interfaces the non-conventional energy sources. It consists of four power ports: two sources (namely solar and wind), one bidirectional storage port, and on...

Investigation of Storage Potential of Different Biodiesel and Their Blends

As we know that biodiesel is easily influenced by oxidative attack and acidity is always a prime concern for their long term usage. To look over these difficulties we have to investigate their potential for storage purpo...

Download PDF file
  • EP ID EP110702
  • DOI -
  • Views 106
  • Downloads 0

How To Cite

Prajyant Pathak, Puran Gour (2014).  An optimised multi value logic cell design with new architecture of many value logic gates. International Journal of Modern Engineering Research (IJMER), 4(7), 23-27. https://europub.co.uk./articles/-A-110702