Design and Implementation of High Speed Carry Select Adder

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9

Abstract

 Design of area and power-efficient high-speed data path logic systems are one of the most substantial areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. The CSLA is used in many computational systems to alleviate the problem of carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. However, the CSLA is not area efficient because it uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input Cin = 0 and Cin = 1, then the final sum and carry are selected by the multiplexers (mux). This is modified by replacing the RCA with Cin=1 with BEC in the regular CSLA to achieve low area and power consumption. But there is a slight increase in the delay. The delay can be reduced by improving the CSLA by replacing a D-Latch in place of RCA with Cin = 1.in the regular CSLA to achieve high speed addition. The performance of this CSLA is evaluated by implementing an FIR Filter by using the CSLA in the adder part. This work focuses on the performance of CSLA in terms of delay and power and it is found that CSLA is a high speed and low power adder.

Authors and Affiliations

P. Prashanti

Keywords

Related Articles

 Review of Filter Technique

 he paper focuses on filter fundamental along with different types of filter and its technology.Design of Filters, its analysis tools and its application has been discussed in detail

 Texture Feature Extraction of Video Frames Using GLCM

 This paper presents a novel system for texture feature extraction of video frames using Gray Level Cooccurrence Matrix (GLCM).GLCM extraction is done using hardware. Texture is one of the important characteristics...

 Critical Causes of Delay in Residential Construction Projects: Case Study of Central Gujarat Region of India

 Delays are unique one in every of the largest issues construction companies are facing today. Delays will result in several negative effects like lawsuits between house owners and contractors, exaggerated prices, l...

Research Issues on Vehicular Ad hoc Network

Vehicular Ad Hoc Network (VANET) is a kind of special wireless ad hoc network, which has the characteristics of high node mobility and fast topology changes. VANET has become an active area of research, standardization,...

Analysis of Possible Attack on AODV Protocol in MANET

Mobile Ad Hoc Networks (MANETs) consist of wireless mobile nodes which coordinate with each other to form temporary network without its pre-existing infrastructure. AODV is popular Ad-hoc distance vector routing reactive...

Download PDF file
  • EP ID EP98963
  • DOI -
  • Views 95
  • Downloads 0

How To Cite

P. Prashanti (2013).  Design and Implementation of High Speed Carry Select Adder. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(9), 3985-3990. https://europub.co.uk./articles/-A-98963