FPGA Implementation of (15, 7) BCH Encoder and Decoder for Audio Message

Abstract

 In a communication channel, noise and interferences introduce the bit errors during the transmission of the digital message. To get the error free communication, error control codes are used. This paper discusses FPGA implementation of (15, 7) BCH Encoder and Decoder for audio message transmission and reception using Verilog Hardware Description Language. Initially audio message is converted to digital data which are framed into binary data of 7 bits. These 7 bits are encoded into 15 bit code word using (15, 7) BCH encoder. If any 2 bit error occurs in any position of 15 bit code word, it is detected and corrected. This corrected data is converted back into an audio message. The decoder being implemented here is one step majority logic decoder. Conversion of audio to digital and digital to audio, both are done using on-chip audio 97 codec available on FPGA. Simulation was carried out by using Xilinx 14.2 ISE simulator, and verified results for an arbitrarily chosen message data. Synthesis was successfully done by using the RTL compiler. Finally both encoder and decoder design is implemented on Virtex v.5 FPGA kit

Authors and Affiliations

Lakhendra Kumar

Keywords

Related Articles

 An Effective Method of Decoding Layered Signal in OFDM Using Particle Filter

 In general hierarchical demodulation technique undergo serious interlayer interference (ILI) due to multiple layer of modulation present in Hierarchical broadcasting, this will degrade the performance of basic la...

 SIMPLEST PHASE NOISE MITIGATION TECHNIQUE IN OFDM SYSTEM

 In Orthogonal Frequency Division Multiplexing Communication systems, the local oscillator used for the upconversion and down-conversion at the transmitter and receiver respectively introduces phase noise which cau...

 RESEARCH ON OPTIMIZATION MODEL OF THE LINKAGE TOU TARIFF UNDER THE MODE OF CHINA ELECTRIC POWER SYSTEM

 Under China's current power system mode, the current TOU tariff is mostly considered and formulated from the sale side or the generation side, TOU tariff of the linkage in generation side and the sale side has not...

 ROAD GENERATIVE SYSTEM-A PATH TO FUTURE ENERGY

 This project aims to produce electricity with the help of roads, hot water and thermoelectric pipes which are renewable resources. This involves zero emission in all forms of pollution. The heat absorbed by the roa...

 EFFECT OF DILATION OF COAL BLEND ON PUSH FORCE AND COKE QUALITY IN STAMP CHARGED COKE MAKING PROCESS

 An abstract of no more than 200 words The blending of coals as practiced for stamp charged coke making is determined primarily by technical factors and secondary by economic factors. The most common problem in sta...

Download PDF file
  • EP ID EP106124
  • DOI -
  • Views 132
  • Downloads 0

How To Cite

Lakhendra Kumar (30).  FPGA Implementation of (15, 7) BCH Encoder and Decoder for Audio Message. International Journal of Engineering Sciences & Research Technology, 3(8), 407-413. https://europub.co.uk./articles/-A-106124