Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 6

Abstract

 Power reduction is a serious concern now days. As the MOS devices are wide spread, there is high need for circuits which consume less power, mainly for portable devices which run on batteries, like Laptops and hand-held computers. The Pass-Transistor Logic (PTL) is a better way to implement circuits designed for low power applications

Authors and Affiliations

G. Sivaiah, T. Kishore, K. Vijay Kumar

Keywords

Related Articles

Some New Operations on Fuzzy Soft Sets

 Fuzzy soft set is one of the recent topics developed for dealing with the uncertainties present in most of our real life situations. The parameterization tool of soft set theory enhances the flexibility of its...

 CFD Analysis and Fabrication of Aluminium Cenosphere Composites

 Metal matrix composites are engineered materials with a combination of two or more dissimilar materials, to obtain enhanced properties. Aluminium alloys reinforced with ceramic particles exhibit superior mechanical...

Design and experimental analysis of pipe in pipe heat exchanger

Pipe in pipe heat exchanger are used in industrial process to recover heat between two process fluids. The project carried out design of pipe in pipe heat exchanger having tube with fin and without fin. The fin...

Performance of MMSE Denoise Signal Using LS-MMSE Technique

This paper presents performance of mmse denoises signal using consistent cycle spinning (ccs) and least square (LS) techniques. In the past decade, TV denoise technique is used to reduced the noisy signal. The main drawb...

Analysis of MOS Capacitor Loaded Annular Ring MICROSTRIP Antenna

In this paper a new technique is proposed for achieving increased frequency agility by loading the patch antenna with a MOS capacitor. Theoretical investigations have been carried out for the MOS capacitor loaded Annular...

Download PDF file
  • EP ID EP152591
  • DOI -
  • Views 114
  • Downloads 0

How To Cite

G. Sivaiah, T. Kishore, K. Vijay Kumar (2014).  Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design. International Journal of Modern Engineering Research (IJMER), 4(6), 1-6. https://europub.co.uk./articles/-A-152591