Low Power Design and Simulation of 7T SRAM Cell using various Circuit Techniques
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 5
Abstract
Low power memory is required today most priority with also high stability. The power is most important factor for today technology so the power reduction for one cell is vital role in memory design techniques. In this paper we introduced some design circuit techniques for low power design. Leakage current in standby mode is the major part of power loss. We concentrate on the technique that to reduced the leakage current in standby mode. The one CMOS transistor leakage current due to various parameter is the vital role of power consumption. The CMOS leakage current at the process level can be decreased by some implement on deep sub micron method. The circuit level technique is reduced power consumption at very high level. In this paper we simulate the 7T SRAM cell using many techniques both circuit level, process level in one cell as Hybrid cell.
Authors and Affiliations
Pankaj Agarwal#1 , Nikhil Saxena*2 , Nikhita Tripathi
Design and Experimental Study of Small-Scale Fabricated Thermo-Acoustic Refrigerator
All refrigerator and air conditioning, contains refrigerants that are harmful to environment, CFC’s the original refrigerant, are depleting the ozone layer and replaced by HCFC’s or HFC’s the new product do not app...
Study on Environmental impact on oil and gas activities in Ghana- Analysis by graphical approaches using Matlab
Environmental impacts are main factor in any country. This paper is focused about various types of impacts on oil and gas activities carried over in Ghana. We are studied different results for aquatic impacts on di...
Estimating Corroded Area of Metallic Surfaces Using Edge Detection & Hole Filling
This paper focuses on developing a system to estimate the area of corroded metallic surface using edge detection techniques. For this purpose, an algorithm is presented along with an edge detection technique based on mor...
Movement Evaluation of Mobility Models in Ad Hoc Networks
Mobility is a normal behavior of Ad Hoc networks. A realistic simulation of user movement in Ad Hoc Network is an important to the network act. The difficult movement pattern of nodes is important in the study of Ad hoc...
Architectural Level Power Optimization Techniques for Multipliers
— In this work, a new topology was proposed to optimize the power dissipation of Multipliers. Low power digital Multiplier Design based on bypassing techniquemainly used to reduce the switching power dissipation. W...