N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree

Abstract

 This paper provides an experience of new comparator model gives large range, with faster operation by converting n-bit CMOS cells. This comparator make use of novel scalable parallel prefix constructs strategic advantage by comparing Most Significant Bit (MSB) outcomes which is scheduled bit wise towards the Least Significant Bit (LSB). By comparing as the bits are equal and high speed zero detector circuit is used for decision module to reduce dynamic power wastage by eliminating unnecessary conversions in parallel prefix that render Nbit compression result following [log 4 N] + [log 16 N] + 4 CMOS cells. Core lead of this model is high speed and power effectiveness is maintained over a wide range. More than this, the design uses a standard reconfigurable VLSI topology that permits logical derivation of the input-output delay as a role of bandwidth. HSPICE form used in 32 bit comparator shows a defective case input output delay of 0.86ns and at most power consumption of 7.7mW using 0.15-μm TSMC technology at 1GHz.

Authors and Affiliations

V. Sidharthan *1

Keywords

Related Articles

 Mechanism of Automation in Vehicles

 India is the world’s largest market for automobiles. Newer models with improved fuel efficiency and power ratings keep hitting the market off and on. Sadly, the security aspects of automobiles remains neglected. T...

Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL

Advanced Encryption Standard (AES), has received significant interest over the past decade due to its performance and security level. In most of the previous works subbytes and inverse subbytes are implemented in Separ...

A Cascaded Quasi Z-Source Scheme Step up DC-DC Converter Using ANN Based Control

Modern renewable generation systems need smart and integrated power converters ensure for high efficiency of power conversion .This project intends to the Artificial Neural Network (ANN) based control step up DC-DC con...

 Characterization of Pr6O11-Ag2O-B2O3 Glasses

 Silver borate glasses doped with Praseodymium of different concentration has been prepared by melt quench technique. X-ray diffraction pattern shows that there is no sharp peak it confirms the amorphous nature of...

 Feature Extraction from Informal Text for Opinion Mining

 With the rapid development of web, most of the customers express their opinions on various kinds of entities, such as products and services on web. These reviews provide useful information to customers for referen...

Download PDF file
  • EP ID EP122395
  • DOI -
  • Views 67
  • Downloads 0

How To Cite

V. Sidharthan *1 (30).  N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree. International Journal of Engineering Sciences & Research Technology, 3(6), 858-863. https://europub.co.uk./articles/-A-122395