Processor-Directed Cache Coherence Mechanism – A Performance Study

Journal Title: International Journal on Computer Science and Engineering - Year 2011, Vol 3, Issue 9

Abstract

Cache coherent multiprocessor architecture is widely used in the recent multi-core systems, embedded systems and massively parallel processors. With the ever increasing performance gap between processor and memory, there is a requirement for an optimal cache coherence mechanism in a cache coherent multiprocessor. The conventional directory based cache coherence scheme used in large scale multiprocessors suffers from considerable overhead. To overcome this problem we have developed a compiler assisted, processor directed cache coherence mechanism and evaluated. The approach is autoinvalidation based one that uses a hardware buffer termed Coherence Buffer (CB) and there is no need for directory. The CB method is compared in this paper with a self-invalidation based directory approach that employs a last touch predictor (LTP). Detailed architectural simulations of Distributed Shared Memory configurations with superscalar processors show that 8-entry 4-way associative CB performs better than the LTP based self-invalidation method as well as full-map 3-hop directory for five of the SPLASH-2 benchmarks under release consistency memory model. Given its performance, cost, complexity and scalability advantages, the CB approach is found to be promising approach for emerging applications in large scale multiprocessors, multi-core systems, and transaction processing systems.

Authors and Affiliations

H. Sarojadevi , S. K. Nandy

Keywords

Related Articles

Analysis of Security Features in 5 Layer Internet Model

The Internet was originally conceived as an open, loosely inked computer network that would facilitate the free xchange of data. Security concept is relatively newer concept to that of TCP/IP suite or Layered Internet...

Printed and Handwritten Mixed Kannada Numerals Recognition Using SVM

A mixer of printed and handwritten numerals may appear in a single document such as application forms, postal mail, and official documents. The process of identifying of such mixed numerals and sending it to respective O...

Enhancing Modularity in Aspect-Oriented Software Systems-An Emperical Study

Aspect-oriented programming (AOP) is rapidly gaining popularity among research and industry as a methodology that complements and extends the object-oriented paradigm.AOP promises to localize the concerns that inherently...

Capacity Estimation of Multi-Service Cellular Network Dimensioning and Planification Network

Planning and dimensioning process of a multi-service network WCDMA should consider the whole parameters characterising the radio cell. Among these, we are interested in the required total BTS power and maximum capacity s...

An Implementation Approach for Intrusion Detection System in Wireless sensor Network

The Intrusion Detection System (IDS) has become a critical component of wireless sensor networks security strategy. In this paper we have made an effort to document related issues and challenges of intrusion detection sy...

Download PDF file
  • EP ID EP102955
  • DOI -
  • Views 122
  • Downloads 0

How To Cite

H. Sarojadevi, S. K. Nandy (2011). Processor-Directed Cache Coherence Mechanism – A Performance Study. International Journal on Computer Science and Engineering, 3(9), 3202-3206. https://europub.co.uk./articles/-A-102955