Processor-Directed Cache Coherence Mechanism – A Performance Study

Journal Title: International Journal on Computer Science and Engineering - Year 2011, Vol 3, Issue 9

Abstract

Cache coherent multiprocessor architecture is widely used in the recent multi-core systems, embedded systems and massively parallel processors. With the ever increasing performance gap between processor and memory, there is a requirement for an optimal cache coherence mechanism in a cache coherent multiprocessor. The conventional directory based cache coherence scheme used in large scale multiprocessors suffers from considerable overhead. To overcome this problem we have developed a compiler assisted, processor directed cache coherence mechanism and evaluated. The approach is autoinvalidation based one that uses a hardware buffer termed Coherence Buffer (CB) and there is no need for directory. The CB method is compared in this paper with a self-invalidation based directory approach that employs a last touch predictor (LTP). Detailed architectural simulations of Distributed Shared Memory configurations with superscalar processors show that 8-entry 4-way associative CB performs better than the LTP based self-invalidation method as well as full-map 3-hop directory for five of the SPLASH-2 benchmarks under release consistency memory model. Given its performance, cost, complexity and scalability advantages, the CB approach is found to be promising approach for emerging applications in large scale multiprocessors, multi-core systems, and transaction processing systems.

Authors and Affiliations

H. Sarojadevi , S. K. Nandy

Keywords

Related Articles

Multi-constrained QoS Multicast Routing based on the Genetic Algorithm for MANETs

A wireless MANET is a collection of wireless mobile hosts that dynamically create a temporary network without a fixed infrastructure. The topology of the network may change unpredictably and frequently. Therefore, multic...

A Genetic Algorithm Approach for the Solution of Economic Load Dispatch Problem

This paper presents the application of Genetic algorithm (GA) to solve the economic load dispatch problem of the power system. The effectiveness of the proposed algorithm has been demonstrated on two different test syste...

An Effective Round Robin Algorithm using Min-Max Dispersion Measure

Round Robin (RR) scheduling algorithm is a preemptive scheduling algorithm. It is designed especially for time sharing Operating System (OS). In RR scheduling algorithm the CPU switches between the processes when the sta...

Web Page Segmentation for Small Screen Devices Using Tag Path Clustering Approach

The web pages breathing these days are developed to be displayed on a Desktop PCs and so viewing them on mobile web browsers is extremely tough. Since mobile devices have restricted resources, small screen device users n...

An agent -based Intelligent System to enhance E-Learning through Mining Techniques

The growth of Internet has created new ways for education systems. Learners and teachers realize their pedagogic ctivities with less effort, time and money. Agent Based ntelligent System (ABIS) have proved their worth...

Download PDF file
  • EP ID EP102955
  • DOI -
  • Views 132
  • Downloads 0

How To Cite

H. Sarojadevi, S. K. Nandy (2011). Processor-Directed Cache Coherence Mechanism – A Performance Study. International Journal on Computer Science and Engineering, 3(9), 3202-3206. https://europub.co.uk./articles/-A-102955