Reducing Leakage Power and Optimize the Area of Flip Flop Design using Stack Transistor Technique

Abstract

In this paper, a low leakage power and area optimize CMOS logic is design and simulated without giving up its performance. The methodology is base on series connected MOSFET called as stack transistor technique. Abstractly, the reduce size series connected MOS transistor with gate terminal is connected with each other behaves line a single gate input transistor. In this paper, a CMOS layout is design and simulated in a deep submicron technology with significant reductions in power, leakage, and area of the hybrid circuits when compared with the conventional design.

Authors and Affiliations

Richa Singh, et al.

Keywords

Related Articles

Research on the Cultivation of Good Math Learning Habits of Junior Middle School Students

Learning habit is a stable and systematic learning psychology gradually formed by people through long-term learning, and it is a maneuverable learning behavior. With the deepening of the new curriculum reform, junior mid...

Matched Pairs Models

Matched pairs data can always arise from measuring a response at two variables on different level and it presented in square contingence table way, where the variables have the same category levels....

A Simple Method for Elimination of Wastewater Containing Cr (VI) ion using Adsorption on Low Cost Adsorbent

The use of low-cost adsorbents has been investigated as a replacement for costly adsorbents and methods of removing Cr (VI) ions from aqueous solution. The purpose of this review article is to provide the scattered avail...

The Current Situation and Enlightenment of Korean Middle School Mathematics Education Under the New Curriculum Standard

During the time from China first proposed mathematics reform in 1958 to initially establishing a mature and completing mathematics curriculum system in 2001, we have experienced a lot of difficulties and setbacks in the...

Self-guiding Worksheets: Strategy in Improving Students’ Performance in Trigonometry

This action research sought to determine the effectiveness of self-guiding worksheet as a strategy in presenting the topic Trigonometric Identities in Trigonometry among the freshman Bachelor in Secondary Education stude...

Download PDF file
  • EP ID EP498542
  • DOI -
  • Views 87
  • Downloads 0

How To Cite

Richa Singh, et al. (2018). Reducing Leakage Power and Optimize the Area of Flip Flop Design using Stack Transistor Technique. International Journal of Innovation in Science and Mathematics, 6(3), 99-101. https://europub.co.uk./articles/-A-498542