Self-timed Circuit Device Size Optimization for an Input Data Distribution

Abstract

New design techniques with energy-delay characteristics that are superior to that of the synchronous timing and control approach are needed today because the throughput of systems realized with this method is limited by the power dissipation of nanometer scale devices and the power management strategies developed to insure that they do not exceed device thermal constraints. A circuit timing approach that is not dependent only on the propagation delay of the critical path is required to achieve this for a specified technology and supply voltage. Optimized self-timed circuits have this characteristic and therefore outperform synchronous designs for a given energy dissipation. A novel self-timed circuit device sizing approach that is based on the circuit input data distribution is proposed in this paper. The analysis is based on the Logical Effort RC model [1] of a ripple-carry adder. The model was extracted from SPICE simulation for the TMSC 0.18um process. The performance and energy dissipation of circuits implemented with this approach is 13% and 16% respectively better than circuits designed with previously proposed approaches.

Authors and Affiliations

Alvernon Walker , Evelyn R. Sowells

Keywords

Related Articles

Ad hoc Network and its Security Essentials

This In this paper we present an analysis of ad hoc network and how the attacks are prominence on the ad hoc network. Basically ad hoc network is a combination of several nodes which are linked over without wires which m...

Effort Reduction by Automatic Code Generation

The emergence of Unified Modelling Language (UML) as a standard for modelling systems has encouraged the use of automated software tools that facilitate the development process from analysis through coding. In our approa...

Workflow Scheduling Algorithms in Grid Computing

Grid computing is a process of aggregate the functionality of different geographically resources and provide services to the user. Scheduling is most popular research area in grid computing for achieving high performance...

Design and Realization of Digital FIR Filter using Dolph-Chebysheb Window

In Digital Signal Processing, one of the most important filter type is the FIR filter which can be designed via various methods. Window technique is the most important technique that is used to design the FIR filter. Apa...

IMPROVING QUALITY OF SERVICE FOR 4G DEVICES USING MULTIPATH ROUTING ON AD-HOC NETWORK

Information and Communication technology try to reach the realistic world in the virtual system via using the 4G communication devices in real time applications. While adopting the 4G communication devices in the exiting...

Download PDF file
  • EP ID EP114582
  • DOI -
  • Views 138
  • Downloads 0

How To Cite

Alvernon Walker, Evelyn R. Sowells (2012). Self-timed Circuit Device Size Optimization for an Input Data Distribution. International Journal of Computer Science & Engineering Technology, 3(11), 554-564. https://europub.co.uk./articles/-A-114582