slugFPGA Implementation OF Iterative Log Multiplier Using Operand Decomposition For Image Processing Application

Abstract

Faster multiplier is the vital procedure mainly for DSP and image processing application. Log multiplier converts the multiplication into addition, hence speed up the multiplication. Mitchell’s approximation based log multiplier does this but with errors. OD-Mitchell reduces the AEP (Average Error Percent) while the iterative Mitchell reduces the MPE (Maximum Possible Error).This project focuses on combining both the method to improve AEP and MPE. Further this multiplier is used in case of Gaussian filter to improve PSNR (Peak Signal To Noise Ratio).Hence the accuracy is improved here. The hardware implementation is done by using the FPGA board. The simulation is done using XILINX 14.5 and Modelsim.

Authors and Affiliations

Pragyan Paramita Mohanty, Mrs. Annapurna K. Y

Keywords

Related Articles

slugStudy of Causes of Accidents Due to High Vehicle Density and Road Conditions and their Remedial Actions

India is a developing country and safety of road is still in a premature stage. Accident severity is increasing in increasing order due to increasing in vehicle population. Accident leads to disablement, death, damage t...

Traffic Noise Pollution Studies of Gwalior, M.P.

sound is basically generated through vibrations. The sound generated through unsystematic and unorganised vibrations is termed as noise. Noise pollution is an often-overlooked source of environmental stress that can rai...

Parametric Study on Tubed Steel Reinforced Concrete Columns under Axial Loading

The decades have seen outstanding advances in the use of composite steel-concrete structural systems in the construction of buildings. Concrete-steel composite structure is defined as construction in which both steel an...

BER analysis to mitigate PAPR in a turbo coded OFDM System

This The peak to average power ratio (PAPR) of a transmitted signal is one of the main bottleneck problem in wideband multi-carrier systems that uses orthogonal frequency division multiplexing (OFDM) technique and mitig...

A Novel Design for Sewerage Cleaning System by MCU Interfacing

The aim of this project is to create a much efficient and faster way of cleaning our sewage sumps and drainage system. This paper deals with the innovation aspect that can be done in the available system, which uses the...

Download PDF file
  • EP ID EP18303
  • DOI -
  • Views 287
  • Downloads 11

How To Cite

Pragyan Paramita Mohanty, Mrs. Annapurna K. Y (2014). slugFPGA Implementation OF Iterative Log Multiplier Using Operand Decomposition For Image Processing Application. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2(6), -. https://europub.co.uk./articles/-A-18303