Switching Activity Reduction Technique In Soc Testing

Abstract

This paper discusses the generation Pseudo Random number generation using Low Power Linear Feedback Shift Resister (LFSR) which is more suitable for Built-In-Test (BIT) structures used for testing of VLSI circuits. BIT is a design for testability (DFT) technique in which testing is carried out using built in hardware features. Since testing is built into the hardware, it is faster and efficient. The proposed test pattern generator reduces the switching activity among the test patterns.

Authors and Affiliations

P. Sai Kumar| M.Tech Scholor Vlsi Design, N. S. Govind| Asst. Professor H.O.D (E.C.E)

Keywords

Related Articles

Sensor networks are utilized as a part of various application spaces, for example, digital physical framework frameworks, natural checking, control lattices, and so on. Information are created at an extensive number...

DC Link Voltage Control For Node Interface in 3-Phase Grid Tied Solar PVS using Adaptive Fuzzy

This paper deals with a three-organize twoorchestrate matrix tied SPV (sun powered photograph voltaic) system. The key stage is a lift converter, which fills the need of MPPT (most noteworthy power point taking after)...

In the time of 21st century quick correspondence arrange, high application administrations like companion topeer (P2P) document sharing, video on request benefits, High Definition Multimedia Television (HDTV), 3DTV...

A New Algorithm for Distributed Generator (DG) Placement and Sizing for Distribution Systems

In today’s distribution grids the number of distributed generation units is increasing rapidly. Combined heat and power (CHP) plants and wind turbines are most often installed. Integration of these DG units into th...

A Novel Algorithm For Similarity Calculation Of Image Patches

Coordinating composite representations with advanced face pictures is a testing issue which is of great enthusiasm to law authorization organizations. An algorithm was shown that uses multi-scale highlight extraction...

Download PDF file
  • EP ID EP16417
  • DOI -
  • Views 330
  • Downloads 11

How To Cite

P. Sai Kumar, N. S. Govind (2014). Switching Activity Reduction Technique In Soc Testing. International Journal of Science Engineering and Advance Technology, 2(12), 930-935. https://europub.co.uk./articles/-A-16417