Systematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based

Abstract

Terms of both latency and power Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtain using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bitlevel pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bitparallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (_4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-III multipliers is _p2W, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in consumption The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the non pipelined case and about 5–15 times lower power for the bit-level pipelined case.

Authors and Affiliations

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar

Keywords

Related Articles

STRATEGIC GREEN MARKETING NEED OF THE HOUR

Now-a-days Corporate Houses are becoming more concern about their social responsibilities. They have taken social responsibilities as a good strategic move to build up an image in the heart of consumers. Now marketers...

STUDY OF CUSTOMER PREFERENCES TO CHOOSE AN ORGANISED RETAIL OUTLET - A CASE STUDY OF RANCHI

Retailing is in existence in one or another form since the formation of society. The people use to purchase their daily needs in small quantities from the retailers whenever required and the retailer keeps a stock on b...

Performance Issues of Individual and Team Game Planning

Teamwork in physical education has a dramatic affect on performance. An effective team can help to achieve incredible results. A team that is not working can cause unnecessary disruption and strategic failure. Nowadays...

Corporate Merger & Acquisition: A Strategic approach in Indian Banking Sector

It is an inherent desire and need of every business to grow vertically and horizontally. Organic growth, that is development from within, is often slow and sometimes difficult. Competition is fierce, and companies must...

Cloud Computing-New Vision to the World.

Cloud computing is an emerging paradigm for large scale infrastructures. It has the advantage of reducing cost by sharing computing and storage resources, combined with an on-demand provisioning mechanism relying on a...

Download PDF file
  • EP ID EP26662
  • DOI -
  • Views 330
  • Downloads 6

How To Cite

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar (2012). Systematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based. International Journal of Engineering, Science and Mathematics, 2(5), -. https://europub.co.uk./articles/-A-26662