Test Power Optimization with Recordering of Genetic Test Vectors for VLSI Circuits
Journal Title: Acta Technica Napocensis- Electronica-Telecomunicatii (Electronics and Telecommunications) - Year 2012, Vol 53, Issue 2
Abstract
Power optimization is one of the important challenges in VLSI circuit for testing engineers. Larger power dissipation becomes the reason for overheating and with every increase in 10oC in operating temperature, failure rates for the component on a chip doubles. Power dissipation is directly proportional to switching activities of the components on Integrated Circuits. Power optimization is possible only by minimizing the toggling count (switching activity) for combinational and sequential components on a chip area. This paper describes novel technique of power optimization by rearranging the test patterns generated by Genetic Algorithm. The logic discussed here calculates and re-arrange these genetic test patterns according to minimum toggling arrangement of test patterns. This algorithm is applied on the ISCAS85 and ISCAS89 benchmark circuits. The experimental results show that maximum power dissipation in the combinational and sequential logic circuits are reduced by the average of 31% and 36% respectively.
Authors and Affiliations
Balwinder SINGH, Sukhleen Bindra NARANG, Arun KHOSLA
Keywords
Related Articles
- EP ID EP97982
- DOI -
- Views 107
- Downloads 0
MIPIOS –Medical Image Processing Application Oriented For Mobile Devices
Mobility is thought as a key concept that fundamentally changed our way of working and interacting during professional life. However, mobility is a concept of particular interest in the field of medicine and particularly...
An Experimental Architecture For Basic IPTV Concepts Implementation and Testing
The paper describes basic concepts and a practical implementation of a simple architecture for IPTV content creation and distribution. The architecture is conceived to make possible extensive tests. Audio-video content i...
Robust Feature Sets for the Speech Processing
This paper compares the various feature sets for speech signal such as cepstral-based and acoustically-driven parameters to analyze and see how robust they are in different noise environments. Despite the success of the...
Simulation of the Ford–Fulkerson Algorithm Using Omnet++
This paper presents a contribution to the OMNeT++ 4.1 simulator in C++ by integrating our own implementation of the FF - Ford-Fulkerson multipath routing algorithm. In order to validate it, an eight-node testbed works wi...
Study of the Decoding Complexity for Rateless Erasure Codes
Over the Internet, bit errors within the data packets translate into packet losses at the higher layers of the OSI model, yielding a packet erasure channel. Modern erasure correcting codes promise to offer a very simple...