Test power optimization with redundant transition test patterns in Digital Circuit

Abstract

In the design modelling of a DFT interface, the controlling and access operation defines the performance of BIST interfacing. In a DFT application, data stored in the BIST units are mapped to given query input and an output is developed as a match signal to which as decision is made. in the process of DFT operation, to obtain a faster matching and low power consumption, a new search approach and pattern alignment logic is defined. To improve the storage capacity of a DFT unit, a multi page interface is proposed. To the defined unit a new fault tolerance approach is integrated for a reliable, low power and fast processing DFTapplication.

Authors and Affiliations

Y. Sreenivasula Goud, Dr. B. K. Madhavi

Keywords

Related Articles

Design and Verification of Five Port Router Network

A Network-on-chip (NoC) is a new technique in complex system-on-chip (SoC) designs which helps to facilitate efficient on chip communication among networks. It permits decoupling of communication, computation and also pe...

Smooth Routing For Heterogeneous Sensor Network

Network lifetime has turned out to be the essential thing for comparing sensor networks in a utility precise manner. In wireless sensor networks, the sensor nodes are powered by small batteries; hence, the strength consu...

High Speed Low Bit Error Rate Digital Audio Broadcasting System Using Parallel Concatenated Convolution Turbo Codes

The major parameters to analyze the performance Digital Audio Broadcasting (DAB) system is Speed and Bit Error Rate. Orthogonal Frequency Division Multiplexing (OFDM) and Multiple Input and Multiple Output (MIMO) techniq...

Dynamic Clustering For Radio Coordination To Improve Quality of Experience By Using Frequency Reuse, Power Control And Filtering

For Quality of Experience (QOE) to users in wireless systems the Co-Channel interference (CCI) is most hampering factor. Hence we explored the technique called radio co-ordination (RC) to control CCI. The computing techn...

Design Of Multi-band Double I-shaped slot Microstrip Patch Antenna With Defected Ground Structure for Wireless Application

This paper proposes a design of multiband Double I-shape slot microstrip patch antenna with dumbbell shape DGS (Defected Ground Structure). The antenna structure comprises double I-shape slotted antenna with Dumbbell sha...

Download PDF file
  • EP ID EP439094
  • DOI 10.9790/2834-1303010108.
  • Views 138
  • Downloads 0

How To Cite

Y. Sreenivasula Goud, Dr. B. K. Madhavi (2018). Test power optimization with redundant transition test patterns in Digital Circuit. IOSR Journal of Electronics and Communication Engineering(IOSR-JECE), 13(3), 1-8. https://europub.co.uk./articles/-A-439094